

HIGH-SPEED

C²MOS

INTEGRATED CIRCUITS

TC40H000 Series

First Edition March, 1981

SUPPLIED BY;

P.O. Box 2944, Johannesburg 2000.
Vogas House, 5th Floor,
123 Pritchard Str., (cnr. Mool Str.)
Johannesburg, 2001
Telegrams 'Koppco' Telex: 86101
Telephone: 29-2856

TOSH



advanced semiconductor devices (Pty.) Ltd.

● HS-C²MOS FAMILY

NAME	PIN	FUNCTION	PAGE
TC40H000P	14	QUAD 2-INPUT NAND GATE	6
TC40H002P	14	QUAD 2-INPUT NOR GATE	8
TC40H004P	14	HEX INVERTER	10
TC40H008P	14	QUAD 2-INPUT AND GATE	12
TC40H010P	14	TRIPLE 3-INPUT NAND GATE	14
TC40H011P	14	TRIPLE 3-INPUT AND GATE	16
TC40H020P	14	DUAL 4-INPUT NAND GATE	18
TC40H021P	14	DUAL 4-INPUT AND GATE	20
TC40H027P	14	TRIPLE 3-INPUT NOR GATE	22
TC40H032P	14	QUAD 2-INPUT OR GATE	24
TC40H042P	16	BCD-TO-DECIMAL DECODER/DRIVER	26
TC40H051P	14	DUAL AND-OR-INVERT GATE	28
TC40H074P	14	DUAL "D" TYPE FLIP FLOP	30
TC40H076P	16	DUAL J-K FLIP FLOP	33
TC40H107P	14	DUAL J-K FLIP FLOP	35
TC40H138P	16	3-TO-8 LINE DECODER/MULTIPLEXER	38
TC40H139P	16	DUAL 2-TO-4 LINE DECODER/MULTIPLEXER	41
TC40H153P	16	DUAL 4-TO-1 LINE DATA SELECTOR/MULTIPLEXER	43
TC40H155P	16	DUAL 2-TO-4 LINE DECODER/DEMULIPLEXER	45
TC40H157P	16	QUAD 2-TO-1 LINE DATA SELECTOR/MULTIPLEXER	48
TC40H158P	16	QUAD 2-TO-1 LINE DATE SELECTOR/MULTIPLEXER	48
TC40H164P	14	8-BIT SHIFT REGISTER (S-I.P-O)	51
TC40H166P	16	8-BIT SHIFT REGISTER (P-I.S-O)	54
TC40H174P	16	HEX "D" TYPE FLIP FLOP	58
TC40H175P	16	QUAD "D" TYPE FLIP FLOP	61
TC40H192P	16	SYNCHRONOUS BCD UP/DOWN COUNTER	63
TC40H193P	16	SYNCHRONOUS BINARY UP/DOWN COUNTER	63
TC40H240P	20	OCTAL BUFFER/DRIVER/RECEIVER	68
TC40H241P	20	OCTAL BUFFER/DRIVER/RECEIVER	68
TC40H242P	14	QUAD BUS TRANSCEIVER	71
TC40H243P	14	QUAD BUS TRANSCEIVER	71
TC40H244P	20	OCTAL BUFFER/DRIVER/RECEIVER	69
TC40H245P	20	OCTAL BUS TRANSCEIVER	73
TC40H273P	20	OCTAL "D" TYPE FLIP FLOPS	75
TC40H365P	16	HEX BUS DRIVER	77
TC40H366P	16	HEX BUS DRIVER	77
TC40H367P	16	HEX BUS DRIVER	79
TC40H368P	16	HEX BUS DRIVER	79
TC40H373P	20	OCTAL "D" TYPE LATCHES	82
TC40H374P	20	OCTAL "D" TYPE FLIP-FLOPS	84
TC40H375P	16	QUAD 4-BIT LATCH	86
TC40H386P	14	QUAD 2-INPUT EXCLUSIVE OR GATE	88
TC50H000P	16	HEX BUFFER	90
TC50H001P	16	HEX BUFFER	90

UNDER DEVELOPMENT

NAME	PIN	FUNCTION
TC40H076AP	16	DUAL J-K FLIP FLOP (EDGE TRIGGER)
TC40H107AP	14	DUAL J-K FLIP FLOP (EDGE TRIGGER)
TC40H147P	16	10-LINE-TO-4-LINE PRIORITY ENCODER
TC40H148P	16	8-LINE-TO-3-LINE PRIORITY ENCODER
TC40H151P	16	1-OF-8 DATA SELECTOR/MULTIPLEXER
TC40H160P	16	SYNCHRONOUS 4-BIT DECADE COUNTER
TC40H161P	16	SYNCHRONOUS 4-BIT BINARY COUNTER
TC40H162P	16	SYNCHRONOUS 4-BIT DECADE COUNTER
TC40H163P	16	SYNCHRONOUS 4-BIT BINARY COUNTER
TC40H194P	16	4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
TC40H259P	16	8-BIT ADDRESSABLE LATCH
TC40H390P	16	DUAL DECADE COUNTER
TC40H393P	14	DUAL 4-BIT BINARY COUNTER

HS-C²MOS IC

The surpassing features of CMOS are low power consumption, high noise immunity, wide range of operating voltage, large fan-out for CMOS to CMOS, and ability of high integration. On the other hand, however, its demerit is that the switching speed is lower than that of TTL. To compensate this demerit, TOSHIBA has released a high speed CMOS under the name of HS-C²MOS TC40H000P series since 1979.

In this new logic series, the conventional CMOS has been improved for the switching speed by the following methods;

- (1) Improvement on process parameters
- (2) Improvement on circuit construction
- (3) Improvement on pattern layout

Through these improvements, the propagation delay time has been decreased to about 1/5 of the conventional time as shown in Fig. 1 and 2.

Fig. 3 shows a comparison among TTL, LS-TTL, conventional C²MOS, and HS-C²MOS on the maximum oscillating frequency of the ring oscillator in the gate IC. Also, it shows that HS-C²MOS is approximately of the same as TTL in the characteristics of oscillator.

Fig. 4 shows a comparison between the input frequency vs. the current consumption in J-K flip-flop circuit. In case of the frequency under 10 - 20 MHz, HS-C²MOS is smaller than LS-TTL in the power consumption. This is a major merit for operation.



INTEGRATEDCIRCUIT

TECHNICAL DATA

INTEGRATEDCIRCUIT

TECHNICAL DATA

Basically, HS-C²MOS has the same designation as TTL or LS-TTL, in the lower three digits of the symbol by functions, and they have the lead-pins arranged in the same allocation.

Fig. 5 indicates a comparing list of various logic ICs in electrical characteristics.

On reliability including latch up, electrostatic durability, etc., it has been confirmed that HS-C²MOS logic series can stand comparison with the conventional CMOS logic series.

Described in this technical data are the electrical characteristics of the high speed C²MOS logic series containing the features mentioned above.

Through these improvements, the propagation delay time has been decreased to about 1/5 of the conventional time as shown in Fig. 1 and 2.

Fig. 3 shows a comparison among TTL, LS-TTL, conventional CMOS, and HS-C²MOS on the maximum oscillating frequency of the ring oscillator in the gate IC. Also, it shows that HS-C²MOS is approximately of the same as TTL in the characteristics of oscillator.

Fig. 4 shows a comparison between the input frequency vs. the current consumption in 1-K flip-flop circuit. In case of the frequency under 10 - 20 MHz, HS-C²MOS is smaller than LS-TTL in the power consumption. This is a major merit for operation.



INTEGRATEDCIRCUIT

TECHNICAL DATA

Fig. 1





Fig. 2





INTEGRATED CIRCUIT

TECHNICAL DATA

Fig. 3





Fig. 4






INTEGRATED CIRCUIT

TECHNICAL DATA

Fig. 5

Comparison of Logic IC (2-Input NAND GATE)

Parameter	HS-C ² MOS	B-type CMOS	UB-type CMOS	TTL	LSTTL
DC Supply Voltage	2 ~ 8V	3 ~ 18V	3 ~ 18V	5 ± 5% V	5 ± 5% V
Operating Temperature	-40 ~ 85°C	-40 ~ 85°C	-40 ~ 85°C	0 ~ 70°C	0 ~ 70°C
Switching Time	15 ns	125 ns	60 ~ 100 (ns)	10 ns	5 ns
Low Level Output Current V _{DD} =V _{CC} =5V	0.8 mA	0.44 mA	0.44 mA	16 mA	8 mA
Power Dissipation/ V _{DD} =V _{CC} =5V Gate	1.0 mW (f _{IN} =1MHz)	1.0 mW (f _{IN} =1MHz)	1.0 mW (f _{IN} =1MHz)	10 mW	2 mW
Noise	Good!	Excellent!!	Excellent!!	Poor	Poor
Latch up	Yes	Yes	Yes	No	No
	V _{DD} =5V	V _{DD} =5V	V _{DD} =5V	V _{CC} =5V	V _{CC} =5V
V _{IN} -V _{OUT} Characteristics (T _a =25°C)					



ITEM	SYMBOL	TEST CONDITION	MIN.	TTT.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	-	8.0	V
Input Voltage	V _{IN}		0	-	8.0	V
Operating Temperature	T _{OP}		-40	-	85	°C



"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H000P
SILICON MONOLITHIC



INTEGRATED CIRCUIT

TECHNICAL DATA

TC40H000P

TECHNICAL DATA

ELECTRICAL CHARACTERISTICS ($V_{SS}=0.0V$)

ITEM		SYMBOL	TEST CONDITION	V _{DD} (V)	-40°C		25°C		85°C		UNIT	
					MIN.	MAX.	MIN.	TYP.	MAX.	MIN.		MAX.
High Level Output Voltage		V _{OH}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage		V _{OL}	I _{OUT} < 1μA V _{IN} =V _{DD}	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current		I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS} , V _{DD}	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current		I _{OL}	V _{OL} =0.4V V _{IN} =V _{DD}	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	High Level	V _{IH}	I _{OUT} < 1μA V _{OUT} =0.5V	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level	V _{IL}	V _{OUT} =4.5V	5	-	10	-	-	1.0	-	1.0	
Input Current	High Level	I _{IH}	V _{IH} =5.0V	5	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
	Low Level	I _{IL}	V _{IL} =0.0V	5	-	-0.3	-	10 ⁻⁵	-0.3	-	-1.0	
Quiescent Supply Current		I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	2.0	-	10 ⁻³	2.0	-	10.0	μA

* All valid input combinations

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0.0V$, $C_L=15pF$)

ITEM		SYMBOL	TEST CONDITION	V_{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time		t_{or}	Fig. 1	5	-	28	40	ns
Output Fall Time		t_{of}	Fig. 1	5	-	16	30	
Propagation Delay Time	Low-High	t_{PLH}	Fig. 1	5	-	19	26	ns
	High-Low	t_{PHL}		5	-	14	21	
Propagation Delay Time	Low-High	t_{PLH}	Fig. 2	5	-	13	20	
	High-Low	t_{PHL}		5	-	15	23	
Input Capacitance		C_{IN}			-	5	-	pF

SWITCHING TIME TEST CIRCUITS

Fig. 1





Fig. 2





INTEGRATED CIRCUIT

TECHNICAL DATA

"C²MOS" DIGITAL INTEGRATED CIRCUIT


TC40H002P

SILICON MONOLITHIC

TENTATIVE

TC40H002P QUAD 2-INPUT NOR GATES


PIN CONNECTION



MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+1.0$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}\text{C}$
Lead Temperature/Time	T_{sol}	$260^{\circ}\text{C} \cdot 10\text{sec}$	


CIRCUIT DIAGRAM



RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0.0\text{V}$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}		2.0	-	8.0	V
Input Voltage	V_{IN}		0	-	V_{DD}	V
Operating Temperature	T_{opr}		-40	-	85	$^{\circ}\text{C}$

Unit in mm



TRUTH TABLE

INPUTS		OUTPUT
A	B	Y
L	L	H
L	H	L
H	L	L
H	H	L



INTEGRATED CIRCUIT

TECHNICAL DATA

TC40H002P

TECHNICAL DATA

ELECTRICAL CHARACTERISTICS (V_{SS}=0.0V)

ITEM		SYMBOL	TEST CONDITIONS	V _{DD} (V)	-40°C		25°C			85°C		UNIT
					MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage		V _{OH}	I _{OUT} <1μA V _{IN} =V _{SS}	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage		V _{OL}	I _{OUT} <1μA V _{IN} =V _{SS} , V _{DD}	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current		I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS}	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current		I _{OL}	V _{OL} =0.4V V _{IN} =V _{SS} , V _{DD}	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	High Level	V _{IH}	I _{OUT} <1μA V _{OUT} =0.5V	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level	V _{IL}	V _{OUT} =4.5V	5	-	1.0	-	-	1.0	-	1.0	
Input Current	High Level	I _{IH}	V _{IH} =5.0V	5	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
	Low Level	I _{IL}	V _{IL} =0.0V	5	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	
Quiescent Supply Current		I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	2.0	-	-10 ⁻³	2.0	-	10.0	μA

* All valid input combinations

SWITCHING CHARACTERISTICS (T_a=25°C, V_{SS}=0.0V, C_L=15pF)

ITEM		SYMBOL	TEST CONDITIONS	V _{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time		t _{or}	Fig. 1	5	-	23	37	ns
Output Fall Time		t _{of}	Fig. 1	5	-	17	37	
Propagation Delay Time	Low-High	t _{pLH}	Fig. 1	5	-	18	27	ns
	High-Low	t _{pHL}		5	-	17	25	
Propagation Delay Time	Low-High	t _{pLH}	Fig. 2	5	-	18	27	
	High-Low	t _{pHL}		5	-	13	20	
Input Capacitance		C _{IN}			-	5	-	pF

SWITCHING TIME TEST CIRCUITS

Fig. 1





Fig. 2





INTEGRATED CIRCUIT

TECHNICAL DATA

"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H004P


SILICON MONOLITHIC

TECHNICAL DATA

TENTATIVE

TC40H004P HEX INVERTERS


PIN CONNECTION



MAXIMUM RATINGS


ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5~V _{SS} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5~V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5~V _{DD} +0.5	V
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temperature	T _{stg}	-65~150	°C
Lead Temperature/ Time	T _{sol}	260°C·10sec	

CIRCUIT DIAGRAM



RECOMMENDED OPERATING CONDITIONS (V_{SS}=0.0V)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	-	8.0	V
Input Voltage	V _{IN}		0	-	V _{DD}	V
Operating Temperature	T _{opr}		-40	-	85	°C





INTEGRATED CIRCUIT

TECHNICAL DATA

TC40H004P

ELECTRICAL CHARACTERISTICS (V_{SS}=0.0V)

ITEM	SYMBOL	TEST CONDITION	V _{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V _{OH}	I _{OUT} < 1μA V _{IN} =V _{SS}	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V _{OL}	I _{OUT} < 1μA V _{IN} =V _{DD}	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current	I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS}	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I _{OL}	V _{OL} =0.4V V _{IN} =V _{DD}	5	1.4	-	1.1	-	-	0.8	-	
High Level Input Voltage	V _{IH}	I _{OUT} < 1μA V _{OUT} =0.5V	5	4.0	-	4.0	-	-	4.0	-	V
Low Level Input Voltage	V _{IL}	V _{OUT} =4.5V V _{IN} =V _{SS} , V _{DD}	5	-	1.0	-	-	1.0	-	1.0	
Input Current	High Level	I _{IH}	V _{IH} =5.0V	5	-	0.3	-	10 ⁻⁵	0.3	-	μA
	Low Level	I _{IL}	V _{IL} =0.0V	5	-	-0.3	-	10 ⁻⁵	-0.3	-	
Quiescent Supply Current	I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	2.0	-	10 ⁻³	2.0	-	10.0	μA


*All valid input combinations

SWITCHING CHARACTERISTICS (T_a=25°C, V_{SS}=0.0V, C_L=15pF)

ITEM		SYMBOL	TEST CONDITION	V _{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time		t _{or}	Fig. 1	5	-	14	30	ns
Output Fall Time		t _{of}	Fig. 1	5	-	11	30	
Propagation Delay Time	Low-High	t _{pLH}	Fig. 1	5	-	15	20	ns
	High-Low	t _{pHL}		5	-	13	20	
Input Capacitance		C _{IN}			-	5	-	pF



SWITCHING TIME TEST CIRCUITS

Fig. 1



TENTATIVE
EC40H008P TRIPLE 3-INPUT AND GATES
PIN CONNECTION

Unit in mm




MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5~V _{SS} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5~V _{SS} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5~V _{SS} +0.5	V
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temperature	T _{stg}	-65~150	°C
Lead Temp./Time	T _{sol}	260°C·10sec	

TRUTH TABLE

INPUTS		OUTPUT
B	A	Y
L	L	L
L	H	L
H	L	L
H	H	H

CIRCUIT DIAGRAM

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0.0V$)

ITEM	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	–	8.0	V
Input Voltage	V _{IN}		0	–	V _{DD}	V
Operating Temperature	T _{opr}		–4.0	–	85	°C



INTEGRATED CIRCUIT

TECHNICAL DATA

TC40H008P

TECHNICAL DATA

ELECTRICAL CHARACTERISTICS ($V_{SS}=0.0V$)

ITEM	SYMBOL	TEST CONDITIONS	V_{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V_{OH}	$I_{OUT} < 1\mu A$ $V_{IN}=V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V_{OL}	$I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current	I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{DD}$	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	High Level	$I_{OUT} < 1\mu A$ $V_{OUT}=0.5V$	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level	$V_{OUT}=4.5V$	5	-	1.0	-	-	1.0	-	1.0	
Input Current	"L" Level	I_{IH} $V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	1.0	μA
	"H" Level	I_{IL} $V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	
Quiescent Current Consumption	I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	2.0	-	10^{-3}	2.0	-	10.0	μA

* All valid input combinations

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0.0V$, $C_L=15pF$)

ITEM	SYMBOL	TEST CONDITIONS	V_{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t_{or}	Fig. 1	5	-	20	33	ns
Output Fall Time	t_{of}	Fig. 1	5	-	14	26	
Propagation Delay Time	(L-H) t_{pLH}	Fig. 1	5	-	15	23	ns
	(H-L) t_{pHL}		5	-	19	26	
Propagation Delay Time	(L-H) t_{pLH}	Fig. 2	5	-	16	23	
	(H-L) t_{pHL}		5	-	14	21	
Input Capacitance	C_{IN}			-	5	-	pF

SWITCHING TIME TEST CIRCUITS

Fig. 1





Fig. 2






INTEGRATED CIRCUIT

TECHNICAL DATA


TENTATIVE
TC40H010P TRIPLE 3-INPUT NAND GATES
PIN CONNECTION



MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}\text{C}$
Lead Temp./Time	T_{sol}	$260^{\circ}\text{C} \cdot 10\text{sec}$	

CIRCUIT DIAGRAM



RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0.0\text{V}$)

ITEM	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}		2.0	-	8.0	V
Input Voltage	V_{IN}		0	-	V_{DD}	V
Operating Temperature	T_{opr}		-40	-	85	$^{\circ}\text{C}$


"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H010P

SILICON MONOLITHIC

TECHNICAL DATA

Unit in mm



TRUTH TABLE

INPUTS			OUTPUT
C	B	A	Y
L	L	L	H
L	L	H	H
L	H	L	H
L	H	H	H
H	L	L	H
H	L	H	H
H	H	L	H
H	H	H	L



INTEGRATED CIRCUIT

TECHNICAL DATA

TC40H010P

TECHNICAL DATA

ELECTRICAL CHARACTERISTICS ($V_{SS}=0.0V$)


ITEM		SYMBOL	TEST CONDITIONS	V_{DD} (V)	-40°C		25°C			85°C		UNIT
					MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage		V_{OH}	$I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage		V_{OL}	$I_{OUT} < 1\mu A$ $V_{IN}=V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current		I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{SS}, V_{DD}$	5	-0.52	-	0.44	-	-	-0.36	-	mA
Low Level Output Current		I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{DD}$	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	High Level	V_{IH}	$I_{OUT} < 1\mu A$ $V_{OUT}=0.5V$	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level	V_{IL}	$V_{OUT}=4.5V$	5	-	1.0	-	-	0.3	-	1.0	
Input Current	"H" Level	I_{IH}	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	1.0	μA
	"L" Level	I_{IL}	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	
Quiescent Supply Current		I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	2.0	-	10^{-3}	2.0	-	10.0	μA

* All valid input combinations

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0.0V$, $C_L=15pF$)

ITEM		SYMBOL	TEST CONDITIONS	V_{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time		t_{or}	Fig. 1	5	-	25	50	ns
Output Fall Time		t_{of}	Fig. 1	5	-	17	40	
Propagation Delay Time	(L-H)	t_{pLH}	Fig. 1	5	-	25	50	ns
	(H-L)	t_{pHL}		5	-	18	40	
Propagation Delay Time	(L-H)	t_{pLH}	Fig. 2	5	-	14	30	
	(H-L)	t_{pHL}		5	-	20	40	
Input Capacitance		C_{IN}			-	5		pF

SWITCHING TIME TEST CIRCUITS







INTEGRATED CIRCUIT

TECHNICAL DATA

"C²MOS" DIGITAL INTEGRATED CIRCUIT
TC40H011P
SILICON MONOLITHIC

Unit in mm

TENTATIVE
TC40H011P TRIPLE 3-INPUT AND GATES
PIN CONNECTION




MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5~V _{SS} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5~V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5~V _{DD} +0.5	V
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temperature	T _{stg}	-65~150	°C
Lead Temp./Time	T _{sol}	260°C·10sec	

TRUTH TABLE

INPUT			OUTPUT
C	B	A	Y
L	L	L	L
L	L	H	L
L	H	L	L
L	H	H	L
H	L	L	L
H	L	H	L
H	H	L	L
H	H	H	H

CIRCUIT DIAGRAM



RECOMMENDED OPERATING CONDITIONS (V_{SS}=0.0V)

ITEM	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	-	8.0	V
Input Voltage	V _{IN}		0	-	V _{DD}	V
Operating Temperature	T _{opr}		-40	-	85	°C



INTEGRATEDCIRCUIT

TECHNICAL DATA

TC40H011P

TECHNICAL DATA

ELECTRICAL CHARACTERISTICS ($V_{SS}=0.0V$)

ITEM		SYMBOL	TEST CONDITIONS	V_{DD} (V)	-40°C		25°C			85°C		UNIT
					MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage		V_{OH}	$I_{OUT} < 1\mu A$ $V_{IN}=V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage		V_{OL}	$I_{OUT} < 1\mu A$ $V_{IN}=V_{DD}, V_{SS}$	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current		I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{DD}$	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current		I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{DD}, V_{SS}$	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	High Level	V_{IH}	$I_{OUT} < 1\mu A$ $V_{OUT}=0.5V$	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level	V_{IL}	$V_{OUT}=4.5V$	5	-	1.0	-	-	1.0	-	1.0	
Input Current	"H" Level	I_{IH}	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	1.0	μA
	"L" Level	I_{IL}	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	
Quiescent Current Consumption		I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	2.0	-	10^{-3}	2.0	-	10.0	μA

* All valid input combinations

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0.0V$, $C_L=15pF$)

ITEM		SYMBOL	TEST CONDITIONS	V_{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time		t_{or}	Fig. 1	5	-	20	40	ns
Output Fall Time		t_{of}	Fig. 1	5	-	18	40	
Propagation Delay Time	(L-H)	t_{pLH}	Fig. 1	5	-	25	50	ns
	(H-L)	t_{pHL}		5	-	30	60	
Propagation Delay Time	(L-H)	t_{pLH}	Fig. 2	5	-	30	60	
	(H-L)	t_{pHL}		5	-	25	50	
Input Capacitance		C_{IN}			-	5		pF

SWITCHING TIME TEST CIRCUITS

Fig. 1







Fig. 2



TENTATIVE
TC40H020P DUAL 4-INPUT NAND GATES
PIN CONNECTION

Unit in mm




MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5~V _{SS} +10	v
Input Voltage	V _{IN}	V _{SS} -0.5~V _{SS} +0.5	v
Output Voltage	V _{OUT}	V _{SS} -0.5~V _{DD} +0.5	v
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temperature	T _{stg}	-65~150	°C
Lead Temp./Time	T _{sol}	260°C·10 sec	

TRUTH TABLE

INPUTS				OUTPUT
D	C	B	A	Y
L	L	L	L	H
L	L	L	H	H
L	L	H	L	H
L	L	H	H	H
L	H	L	L	H
L	H	L	H	H
L	H	H	L	H
L	H	H	H	H
H	L	L	L	H
H	L	L	H	H
H	L	H	L	H
H	L	H	H	H
H	H	L	L	H
H	H	L	H	H
H	H	H	L	H
H	H	H	H	L

CIRCUIT DIAGRAM

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0.0V$)

ITEM	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	–	8.0	V
Input Voltage	V _{IN}		0	–	V _{DD}	V
Operating Temperature	T _{OPR}		–40	–	85	°C



INTEGRATED CIRCUIT

TECHNICAL DATA

TC40H020P

ELECTRICAL CHARACTERISTICS ($V_{SS}=0.0V$)

ITEM		SYMBOL	TEST CONDITIONS	V_{DD} (V)	-40°C		25°C			85°C		UNIT
					MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage		V_{OH}	$I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage		V_{OL}	$I_{OUT} < 1\mu A$ $V_{IN}=V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current		I_{OH}	$I_{OH}=4.6V$ $V_{IN}=V_{SS}, V_{DD}$	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current		I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{DD}$	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	High Level	V_{IH}	$I_{OUT} < 1\mu A$ $V_{OUT}=0.5V$	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level	V_{IL}	$V_{OUT}=4.5V$	5	-	1.0	-	-	1.0	-	1.0	
Input Current	"H" Level	I_{IH}	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	1.0	μA
	"L" Level	I_{IL}	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	
Quiescent Current Consumption		I_{DD}	* $V_{IN}=V_{SS}, V_{DD}$	5	-	2.0	-	10^{-3}	2.0	-	10.0	μA

* All valid input combinations

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0.0V$, $C_L=15pF$)

ITEM		SYMBOL	TEST CONDITIONS	V_{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time		t_{or}	Fig. 1	5	-	20	40	ns
Output Fall Time		t_{of}	Fig. 1	5	-	20	40	
Propagation Delay Time	(L-H)	t_{pLH}	Fig. 1	5	-	30	60	ns
	(H-L)	t_{pHL}		5	-	25	50	
Propagation Delay Time	(L-H)	t_{pLH}	Fig. 2	5	-	20	40	
	(H-L)	t_{pHL}		5	-	25	50	
Input Capacitance		C_{IN}			-	5	-	pF

SWITCHING TIME TEST CIRCUITS

Fig. 1





Fig. 2





INTEGRATED CIRCUIT

TECHNICAL DATA

"C²MOS" DIGITAL INTEGRATED CIRCUIT


TC40H021P

SILICON MONOLITHIC

TENTATIVE

TC40H021P DUAL 4-INPUT AND GATES


PIN CONNECTION



MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5~V _{SS} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5~V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5~V _{DD} +0.5	V
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temperature	T _{stg}	-65~150	°C
Lead Temp./Time	T _{sol}	260°C·10 sec	


CIRCUIT DIAGRAM



RECOMMENDED OPERATING CONDITIONS (V_{SS}=0.0V)

ITEM	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	-	8.0	V
Input Voltage	V _{IN}		0	-	V _{DD}	V
Operating Temperature	T _{opr}		-40	-	85	°C

Unit in mm



TRUTH TABLE

INPUTS				OUTPUT
D	C	B	A	Y
L	L	L	L	L
L	L	L	H	L
L	L	H	L	L
L	L	H	H	L
L	H	L	L	L
L	H	L	H	L
L	H	H	L	L
L	H	H	H	L
H	L	L	L	L
H	L	L	H	L
H	L	H	L	L
H	L	H	H	L
H	H	L	L	L
H	H	L	H	L
H	H	H	L	L
H	H	H	H	H



INTEGRATED CIRCUIT

TECHNICAL DATA

TC40H021P

TECHNICAL DATA

ELECTRICAL CHARACTERISTICS ($V_{SS}=0.0V$)

ITEM		SYMBOL	TEST CONDITIONS	V_{DD} (V)	-40°C		25°C			85°C		UNIT
					MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage		V_{OH}	$I_{OUT} < 1\mu A$ $V_{IN}=V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage		V_{OL}	$I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current		I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{DD}$	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current		I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	High Level	V_{IH}	$I_{OUT} < 1\mu A$ $V_{OUT}=0.5V$	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level	V_{IL}	$V_{OUT}=4.5V$	5	-	1.0	-	-	1.0	-	1.0	
Input Current	"H" Level	I_{IH}	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	1.0	μA
	"L" Level	I_{IL}	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	
Quiescent Supply Current		I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	2.0	-	-10^{-3}	2.0	-	10.0	μA

* All valid input combinations

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0.0V$, $C_L=15pF$)

ITEM		SYMBOL	TEST CONDITIONS	V_{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time		t_{or}	Fig. 1	5	-	20	40	ns
Output Fall Time		t_{of}	Fig. 1	5	-	20	40	
Propagation Delay Time	(L-H)	t_{pLH}	Fig. 1	5	-	23	50	ns
	(H-L)	t_{pHL}		5	-	25	50	
Propagation Delay Time	(L-H)	t_{pLH}	Fig. 2	5	-	20	40	
	(H-L)	t_{pHL}		5	-	20	40	
Input Capacitance		C_{IN}			-	5	-	pF

SWITCHING TIME TEST CIRCUITS

Fig. 1





Fig. 2






"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H027P

SILICON MONOLITHIC

Unit in mm



INPUTS			OUTPUT
A	B	C	
L	L	L	H
H	L	L	L
L	H	L	L
H	H	L	L
L	L	H	L
H	L	H	L
L	H	H	L
H	H	H	L

* All inputs are equipped with protection circuit.

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0V$)

ITEM	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	—	8.0	V
Input Voltage	V _{IN}		0	—	V _{DD}	V
Operating Temperature	T _{opr}		−40	—	85	°C



INTEGRATEDCIRCUIT

TECHNICAL DATA

TC40H027P



ELECTRICAL CHARACTERISTICS ($V_{SS}=0.0V$)

ITEM		SYMBOL	TEST CONDITIONS	V_{DD} (V)	-40°C		25°C			85°C		UNIT
					MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage		V_{OH}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage		V_{OL}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current		I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{SS}$	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current		I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	High Level	V_{IH}	$ I_{OUT} < 1\mu A$ $V_{OUT}=0.5V$ $V_{OUT}=4.5V$	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level	V_{IL}		5	-	1.0	-	-	1.0	-	1.0	
Input Current	"H" Level	I_{IH}	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	1.0	μA
	"L" Level	I_{IL}	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	
Quiescent Supply Current		I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	2.0	-	10^{-3}	2.0	-	10.0	μA

* All valid input combinations


SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0.0V$, $C_L=15pF$)

ITEM		SYMBOL	TEST CONDITIONS	$V_{DD}(V)$	MIN.	TYP.	MAX.	UNIT
Output Rise Time		t_{or}	Fig. 1	5	-	20	40	ns
Output Fall Time		t_{of}	Fig. 1	5	-	20	40	
Propagation Delay Time	(L-H)	t_{pLH}	Fig. 1	5	-	20	40	ns
	(H-L)	t_{pHL}		5	-	23	50	
Propagation Delay Time	(L-H)	t_{pLH}	Fig. 2	5	-	20	40	
	(H-L)	t_{pHL}		5	-	15	30	
Input Capacitance		C_{IN}			-	5	-	pF

SWITCHING TIME TEST CIRCUITS

Fig. 1

Fig. 2





INTEGRATED CIRCUIT

TECHNICAL DATA

"CMOS" DIGITAL INTEGRATED CIRCUIT

TC40H032P


SILICON MONOLITHIC

TECHNICAL DATA

TENTATIVE


TC40H032P QUAD 2-INPUT OR GATES

PIN CONNECTION



MAXIMUM RATINGS


ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}\text{C}$
Lead Temp./Time	T_{sol}	$260^{\circ}\text{C}/10 \text{ sec}$	



TRUTH TABLE

INPUTS		OUTPUT
A	B	Y
L	L	L
H	L	H
L	H	H
H	H	H

CIRCUIT DIAGRAM



RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0.0\text{V}$)

ITEM	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}		2.0	-	8.0	V
Input Voltage	V_{IN}		0	-	V_{DD}	V
Operating Temp.	T_{opr}		-40	-	85	$^{\circ}\text{C}$



INTEGRATED CIRCUIT

TECHNICAL DATA

TC40H032P

TECHNICAL DATA

ELECTRICAL CHARACTERISTICS ($V_{SS}=0.0V$)


ITEM		SYMBOL	TEST CONDITIONS	V_{DD} (V)	-40°C		25°C			85°C		UNIT
					MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage		V_{OH}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage		V_{OL}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}$	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current		I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{SS}, V_{DD}$	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current		I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}$	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	High Level	V_{IH}	$ I_{OUT} < 1\mu A$ $V_{OUT}=0.5V$	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level	V_{IL}	$V_{OUT}=4.5V$	5	-	1.0	-	-	1.0	-	1.0	
Input Current	"H" Level	I_{IH}	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	1.0	μA
	"L" Level	I_{IL}	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	
Quiescent Supply Current		I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	2.0	-	10^{-3}	2.0	-	10.0	μA

* All valid input combinations

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0.0V$, $C_L=15pF$)

ITEM		SYMBOL	TEST CONDITIONS	V_{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time		t_{or}	Fig. 1	5	-	20	40	ns
Output Fall Time		t_{of}	Fig. 1	5	-	20	40	
Propagation Delay Time	(L-H)	t_{pLH}	Fig. 1	5	-	25	50	ns
	(H-L)	t_{pHL}		5	-	20	40	
Propagation Delay Time	(L-H)	t_{pLH}	Fig. 2	5	-	20	40	
	(H-L)	t_{pHL}		5	-	23	50	
Input Capacitance		C_{IN}			-	5	-	pF

SWITCHING TIME TEST CIRCUITS



"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H042P

SILICON MONOLITHIC

TC40H042P BCD-TO-DECIMAL DECODER/DRIVER


TC40H042P is a BCD-TO-DECIMAL DECODER that converts BCD signal into the decimal signal.

The output which corresponds to BCD input code becomes "L" level, and all the other outputs become "H" level.

Also, all the outputs of more than BCD input code "10" become "H" level.

The functions and pin assignments of TC40H042P are the same as those of 74LS42.


Unit in mm



MASIMUM RATINGS

ITEM	SYMBOL	RATINGS	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5 ~ V _{SS} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5 ~ V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5 ~ V _{DD} +0.5	V
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature/Time	T _{sol}	260°C · 10 sec	

PIN CONNECTION




TRUTH TABLE

[illegible]

* = Don't care

LOGIC DIAGRAM





INTEGRATEDCIRCUIT

TECHNICAL DATA

TC40H042P

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0V$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}	-	2.0	-	8.0	V
Input Voltage	V_{IN}	-	0	-	V_{DD}	V
Operating Temperature	T_{opr}	-	-40	-	85	°C

ELECTRICAL CHARACTERISTICS ($V_{SS}=0V$)

ITEM	SYMBOL	TEST CONDITION	V_{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V_{OH}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V_{OL}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	V
High Level Output Current	I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{SS}, V_{DD}$	5	-1.04	-	-0.88	-	-	-0.72	-	mA
Low Level Output Current	I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	5	2.8	-	2.2	-	-	1.6	-	mA
Input Voltage	"H" Level V_{IH}	$ I_{OUT} < 1\mu A$ $V_{OUT}=0.5V$	5	4.0	-	4.0	-	-	4.0	-	V
	"L" Level V_{IL}	$V_{OUT}=4.5V$	5	-	1.0	-	-	1.0	-	1.0	V
Input Current	"H" Level I_{IH}	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	1.0	μA
	"L" Level I_{IL}	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	μA
Quiescent Supply Current	I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	2.0	-	10^{-3}	2.0	-	10.0	μA

* All valid input combinations.

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0V$, $V_{DD}=5V$, $C_L=50pF$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t_{or}			20	35	ns
Output Fall Time	t_{of}			16	29	ns
Propagation Delay Time	t_{pLH}	"L" to "H" Level		36	50	ns
	t_{pHL}	"H" to "L" Level		33	46	ns

ITEM	MIN.	TYP.	MAX.	UNIT
Supply Voltage V_{DD}	2.0	-	8.0	V
Input Voltage V_{IN}	0	-	V_{DD}	V
Operating Temperature T_{opr}	-40	-	85	°C



INTEGRATED CIRCUIT

TECHNICAL DATA



"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H051P

SILICON MONOLITHIC

TC40H051P DUAL AND-OR-INVERT GATES

Unit in mm



MAXIMUM RATINGS


ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}\text{C}$
Lead Temperature/Time	T_{sol}	$260^{\circ}\text{C} \cdot 10\text{sec}$	

TRUTH TABLE

$$1Y = (1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)$$

$$2Y = (2A \cdot 2B) + (2C \cdot 2D)$$

LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}	-	2.0	-	8.0	V
Input Voltage	V_{IN}	-	0	-	V_{DD}	V
Operating Temperature	T_{opr}	-	-40	-	85	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS ($V_{SS}=0V$)


ITEM	SYMBOL	TEST CONDITION	V_{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V_{OH}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V_{OL}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	V
High Level Output Current	I_{OH}	$V_{OH}=4.6V$ $V_{IH}=V_{SS}, V_{DD}$	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	5	1.4	-	1.1	-	-	0.8	-	mA
Input Voltage	High Level V_{IH}	$ I_{OUT} < 1\mu A$ $V_{OUT}=0.5V$	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level V_{IL}	$V_{OUT}=4.5V$	5	-	1.0	-	-	1.0	-	1.0	V
Input Current	High Level I_{IH}	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	1.0	μA
	Low Level I_{IL}	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	μA
Quiescent Supply Current	I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	2.0	-	10^{-3}	2.0	-	10.0	μA

* All valid input combinations.

SWITCHING CHARACTERISTICS ($T_a=25^\circ C, V_{SS}=0V, V_{DD}=5V, C_L=15pF$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t_{or}	Fig. 1	-	20	40	ns
Output Fall Time	t_{of}		-	20	40	ns
Propagation Delay Time	"H" to "L" Level t_{fLH}	Fig. 1	-	25	36	ns
	"L" to "H" Level t_{pHL}		-	20	28	ns
Propagation Delay Time	High Level t_{pLH}	Fig. 2	-	18	26	ns
	Low Level t_{pHL}		-	22	30	ns
Input Capacitance	C_{IN}		-	5	-	pF

SWITCHING TIME TEST CIRCUITS





INTEGRATED CIRCUIT

TECHNICAL DATA

"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H074P

SILICON MONOLITHIC

TENTATIVE

TC40H074P DUAL D-TYPE FLIP-FLOPS WITH PRESET AND CLEAR


Unit in mm

TC40H074P contains two circuits of D-type flip-flops having capabilities of clear and preset operations.

D-MODE (*1)

t_n	t_{n+1}	
D	Q	\bar{Q}
L	L	H
H	H	L

*1... $\overline{\text{CLEAR}}$ and $\overline{\text{PRESET}}$ shall be held at "H" or "L".



R-S MODE (*2)



INPUTS		OUTPUTS	
$\overline{\text{CLEAR}}$	$\overline{\text{PRESET}}$	\bar{Q}	Q
H	L	L	H
L	H	H	L
L	L	H	H
H	H	D-MODE	

*2...D and CLOCK shall be set at "H" or "L".

MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}\text{C}$
Lead Temp./Time	T_{sol}	$260^{\circ}\text{C} \cdot 10 \text{ sec}$	


LOGIC DIAGRAM



JEDEC

TOSHIBA 5-21F

BLOCK DIAGRAM





INTEGRATEDCIRCUIT

TECHNICAL DATA

TC40H074P

TECHNICAL DATA

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0.0V$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}		2.0	-	8.0	V
Input Voltage	V_{IN}		0.0	-	V_{DD}	V
Operating Temperature	T_{opr}		-40	-	85	°C

ELECTRICAL CHARACTERISTICS ($V_{SS}=0.0V$)

ITEM	SYMBOL	TEST CONDITION	V_{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V_{OH}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V_{OL}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	V
High Level Output Current	I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{SS}, V_{DD}$	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	5	1.4	-	1.1	-	-	0.8	-	mA
Input Voltage	High Level V_{IH}	$ I_{OUT} < 1\mu A$ $V_{OH}=4.5V$	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level V_{IL}	$V_{OL}=0.5V$	5	-	1.0	-	-	1.0	-	1.0	V
Input Current	High Level I_{IH}	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	1.0	μA
	Low Level I_{IL}	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	μA
Quiescent Supply Current	I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	5.0	-	10^{-2}	5.0	-	25.0	μA

* All valid input combinations

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0.0V$, $C_L=15pF$)

ITEM		SYMBOL	TEST CONDITION	V_{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time		t_{or}		5		27	38	ns
Output Fall Time		t_{of}		5		27	38	ns
Propagation Delay Time	(Low-High)	t_{pLH}	CLOCK-Q, \bar{Q}	5		49	67	ns
	(High-Low)	t_{pHL}		5		43	60	
Propagation Delay Time	(Low-High)	t_{pLH}	CLEAR PRESET -Q, \bar{Q}	5		33	47	ns
	(High-Low)	t_{pHL}		5		59	81	
Minimum Pulse Width		t_w	CLEAR, PRESET	5		20	32	ns
Maximum clock Rise/Fall Time		$t_{r\phi}$ $t_{f\phi}$	CLOCK	5	-	-	1	μs
Minimum Data Set Up Time		t_{set-up}	D-CLOCK	5		20		ns
Input Capacitance		C_{IN}		-	-	5		pF
Maximum Clock Frequency		$f_{MAX\phi}$		5	10	20	-	MHz



INTEGRATED CIRCUIT

TECHNICAL DATA

"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H076P
SILICON MONOLITHIC

TENTATIVE


TC40H076P DUAL J-K FLIP FLOPS WITH PRESET AND CLEAR

TC40H076P is J-K master-slave flip-flop having capabilities of asynchronous clear and preset operations.

J-K Mode : When clock input is applied holding both of CLEAR and PRESET at "H" Level, the output varies according to the conditions of J and K at the trailing edge of CLOCK.

R-S Mode : When CLEAR is set to "L" and PRESET to "H", Q="L" and Q="H" are obtained regardless of other inputs, and when CLEAR is set to "H" and PRESET to "L", Q="H" and Q="L" are obtained regardless of other inputs.


Unit in mm




MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	°C
Lead Temperature/Time	T_{sol}	$260^\circ\text{C} \cdot 10 \text{ sec}$	

BLOCK DIAGRAM



LOGIC DIAGRAM





INTEGRATED CIRCUIT

TECHNICAL DATA

TC40H076P

TECHNICAL DATA

TRUTH TABLE

INPUTS					OUTPUT	
PRESET	CLEAR	CLOCK	J	K	Q _n	Q _n
L	H	*	*	*	H	L
H	L	*	*	*	L	H
L	L	*	*	*	H	H
H	H		L	L	NO CHANGE	
H	H		H	L	H	L
H	H		L	H	L	H
H	H		H	H	TOGGLE	
H	H		*	*	NO CHANGE	

* : Don't Care

RECOMMENDED OPERATING CONDITIONS (V_{SS}=0.0V)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	-	8.0	V
Input Voltage	V _{IN}		0.0	-	V _{DD}	V
Operating Temperature	t _{opr}		-40	-	85	°C

ELECTRICAL CHARACTERISTICS (V_{SS}=0.0V)

ITEM	SYMBOL	TEST CONDITION	V _{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V _{OH}	I _{OUT} <1μA V _{IN} =V _{SS} , V _{DD}	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V _{OL}	I _{OUT} <1μA V _{IN} =V _{SS} , V _{DD}	5	-	0.05	-	0.0	0.05	-	0.05	V
High Level Output Current	I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS} , V _{DD}	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I _{OL}	V _{OL} =0.4V V _{IN} =V _{SS} , V _{DD}	5	1.4	-	1.1	-	-	0.8	-	mA
High Level Input Voltage	V _{IH}	I _{OUT} <1μA V _{OH} =4.5V	5	4.0	-	4.0	-	-	4.0	-	V
Low Level Input Voltage	V _{IL}	V _{OL} =0.5V	5	-	1.0	-	-	1.0	-	1.0	V
High Level Input Current	I _{IH}	V _{IH} =5.0V	5	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
Low Level Input Current	I _{IL}	V _{IL} =0.0V	5	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	μA
Quiescent Supply Current	I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	5.0	-	10 ⁻²	5.0	-	25.0	μA

* All valid input combinations



INTEGRATED CIRCUIT

TECHNICAL DATA

TC40H076P

TECHNICAL DATA

SWITCHING CHARACTERISTICS (Ta=25°C, V_{SS}=0.0V, C_L=15pF)

ITEM	SYMBOL	TEST CONDITION	V _{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t _{or}		5		20	40	ns
Output Fall Time	t _{of}		5		20	40	
(Low-High) Propagation Delay Time	t _{pLH}	$\overline{\text{CLOCK}}\text{-Q, } \overline{\text{Q}}$	5		35		ns
(High-Low) Propagation Delay Time	t _{pHL}		5		50		
(Low-High) Propagation Delay Time	t _{pLH}	$\overline{\text{CL}}, \overline{\text{PR}}\text{-Q, } \overline{\text{Q}}$	5		35		ns
(High-Low) Propagation Delay Time	t _{pHL}		5		60		
Minimum Pulse Width	t _W	$\overline{\text{CLEAR}}, \overline{\text{PRESET}}$	5		25		
Maximum Clock Rise Time	t _{rφ}		5	-	-	1	μs
Maximum Clock Fall Time	t _{fφ}		5	-	-	1	
Minimum Data Set Up Time	t _{set-up}		5		25		ns
Maximum Clock Frequency	f-MAXφ		5	10	20		MHz
Input Capacitance	C _{IN}				5		pF



INTEGRATED CIRCUIT

TECHNICAL DATA

"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H107P

SILICON MONOLITHIC


TENTATIVE

TC40H107P DUAL J-K FLIP FLOPS WITH CLEAR

Unit in mm

TC40H107P is J-K master-slave flip-flop having capabilities of asynchronous clear operations.


J-K Mode : When clock input is applied holding of CLEAR at "H" level, the output varies according to the conditions of J and K at the trailing edge of CLOCK.




MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	°C
Lead Temperature/Time	T_{sol}	$260^\circ\text{C } 10 \cdot \text{sec}$	

BLOCK DIAGRAM



LOGIC DIAGRAM





INTEGRATED CIRCUIT

TECHNICAL DATA

TC40H107P

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0.0V$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}		2.0	-	8.0	V
Input Voltage	V_{IN}		0	-	V_{DD}	V
Operating Temperature	T_{opr}		-40	-	85	°C

TRUTH TABLE

INPUTS				OUTPUTS	
\overline{CLEAR}	J	K	\overline{CLOCK}	Q	\overline{Q}
L	*	*	*	L	H
H	L	L		NO CHANGE	
H	L	H		L	H
H	H	L		H	L
H	H	H		TOGGLE	

* Don't care

ELECTRICAL CHARACTERISTICS ($V_{SS}=0.0V$, $V_{DD}=5.0V$)

ITEM	SYMBOL	TEST CONDITION	-40°C		25°C			85°C		UNIT
			MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V_{OH}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V_{OL}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	-	0.05	-	0.0	0.05	-	0.05	V
High Level Output Current	I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{SS}, V_{DD}$	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	1.4	-	1.1	-	-	0.8	-	mA
Input Voltage High Level	V_{IH}	$ I_{OUT} < 1\mu A$ $V_{OUT}=0.5V$	4.0	-	4.0	-	-	4.0	-	V
Input Voltage Low Level	V_{IL}	$V_{OUT}=4.5V$	-	10	-	-	1.0	-	1.0	V
Input Current High Level	I_{IH}	$V_{IH}=5.0V$	-	0.3	-	-10^{-5}	0.3	-	1.0	μA
Input Current Low Level	I_{IL}	$V_{IL}=0.0V$	-	0.3	-	-10^{-5}	-0.3	-	-1.0	μA
Quiescent Supply Current	I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	-	5.0	-	-10^{-2}	5.0	-	30	μA

* All valid input combinations.




INTEGRATEDCIRCUIT

TECHNICAL DATA

TC40H107P

SWITCHING CHARACTERISTICS ($T_a=25^\circ\text{C}$, $V_{SS}=0.0\text{V}$, $V_{DD}=5.0\text{V}$, $C_L=15\text{pF}$)

ITEM	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t_{or}		-	20	40	ns
Output Fall Time	t_{of}		-	20	40	
(Low-High) Propagation Delay Time	t_{pLH}	$\overline{\text{CLOCK}}-\text{Q}, \overline{\text{Q}}$	-	23	36	ns
(High-Low) Propagation Delay Time	t_{pHL}		-	34	52	
(Low-High) Propagation Delay Time	t_{pLH}	$\overline{\text{CLEAR}}-\text{Q}, \overline{\text{Q}}$	-	24	38	ns
(High-Low) Propagation Delay Time	t_{pHL}		-	25	52	
Minimum Pulse Width	t_w	$\overline{\text{CLOCK}}$ $\overline{\text{CLEAR}}$	-	25	40	ns
Maximum Clock Rise Time	$t_{r\phi}$		-	-	1	μs
Maximum Clock Fall Time	$t_{f\phi}$		-	-	1	
Minimum Data Set Up Time	t_{set-up}		20	25	-	ns
Maximum Clock Frequency	$f-\text{MAX}\phi$		10	20	-	MHz
Input Capacitance	C_{IN}		-	5	-	pF





INTEGRATEDCIRCUIT

TECHNICAL DATA

"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H138P

SILICON MONOLITHIC


TENTATIVE

TC40H138P 3-TO-8 LINE DECODERS/MULTIPLEXERS

Unit in mm

TC40H138P is a DECODER/MULTIPLEXER capable of selecting arbitrary one of eight outputs by three binary inputs A, B, and C, in this case, the selected output is at "H" level.


Also, when ENABLE input G1 is set to "L" level or ENABLE input G2 is set to "H" level, the selection is inhibited regardless of other input signals and all the outputs are at "H" level.




MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5~V _{SS} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5~V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5~V _{DD} +0.5	V
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temperature	T _{stg}	-65~150	°C
Lead Temp./Time	T _{sol}	260°C·10 sec	

PIN CONNECTION



LOGIC DIAGRAM





INTEGRATED CIRCUIT

TC40H138P

TECHNICAL DATA

RECOMMENDED OPERATING CONDITION

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}		2.0	-	8.0	V
Input Voltage	V_{IN}		0	-	V_{DD}	V
Operating Temperature	T_{opr}		-40	-	85	°C

TRUTH TABLE

INPUTS						OUTPUTS (LOW-HIGH)							
ENABLE			SELECT										
G1	G2A	G2B	A	B	C	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
L	*	*	*	*	*	H	H	H	H	H	H	H	H
*	H	*	*	*	*	H	H	H	H	H	H	H	H
*	*	H	*	*	*	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	H	L	L	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	H	H	L	H	H	H	L	H	H	H	H
H	L	L	L	L	H	H	H	H	H	L	H	H	H
H	L	L	H	L	H	H	H	H	H	H	L	H	H
H	L	L	L	H	H	H	H	H	H	H	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L

* Don't care

ELECTRICAL CHARACTERISTICS

ITEM	SYMBOL	TEST CONDITION	V_{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V_{OH}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V_{OL}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Voltage	I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{SS}, V_{DD}$	5	-0.52	-	-0.44		-	-0.36	-	mA
Low Level Output Current	I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	5	1.4	-	1.1		-	0.8	-	
High Level Output Current	V_{IH}	$ I_{OUT} < 1\mu A$ $V_{OUT}=0.5V$	5	4.0	-	4.0		-	4.0	-	V
Low Level Input Voltage	V_{IL}	$V_{OUT}=4.5V$	5	-	1.0	-		1.0	-	1.0	
Input Current	"H" Level	I_{IH}	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	μA
	"L" Level	I_{IL}	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	
Quiescent Current Consumption	I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	5.0	-	10^{-2}	5.0	-	30	μA

* All valid input combinations



INTEGRATEDCIRCUIT

TECHNICAL DATA

TC40H138P

TECHNICAL DATA

RECOMMENDED OPERATING CONDITION

SWITCHING CHARACTERISTICS (Ta=25°C, VSS=0V, VDD=5V, CL=15pF)							
UNIT	ITEM	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
V	Output Rise Time	t _{or}			20	40	ns
V	Output Fall Time	t _{of}			20	40	
°C	(LOW-HIGH) Propagation Delay Time	t _{pLH}	SELECT - Y		35	50	ns
	(HIGH-LOW) Propagation Delay Time	t _{pHL}			40	55	
	(LOW-HIGH) Propagation Delay Time	t _{pLH}	ENABLE - Y		35	50	ns
	(HIGH-LOW) Propagation Delay Time	t _{pHL}			40	55	
	Input Capacitance	C _{IN}		-	5	-	pF

* Don't care

ELECTRICAL CHARACTERISTICS									
UNIT	85°C		25°C		-40°C		TEST CONDITION (V)	SYMBOL	ITEM
	MAX.	MIN.	MAX.	TYP.	MIN.	MAX.			
V	-	4.92	-	4.92	-	4.92	I _{OH} < I _{in} V _{in} =V _{SS} +V _{OL}	V _{OH}	High Level Output Voltage
	0.03	-	0.03	0.03	-	0.03	I _{OL} < I _{in} V _{in} =V _{SS} +V _{OL}	V _{OL}	Low Level Output Voltage
mA	-	-0.36	-	-0.44	-	-0.32	I _{OH} =4.0V V _{in} =V _{SS} +V _{OL}	I _{OH}	High Level Output Current
	-	0.8	-	1.1	-	1.4	I _{OL} =0.4V V _{in} =V _{SS} +V _{OL}	I _{OL}	Low Level Output Current
V	-	4.0	-	4.0	-	4.0	I _{OH} < I _{in} V _{out} =0.3V	V _{IN}	High Level Input Voltage
	1.0	-	1.0	-	1.0	-	I _{OL} < I _{in} V _{out} =4.3V	V _{IL}	Low Level Input Voltage
μA	1.0	-	0.3	-10 ⁻²	-	0.3	I _{in} =2.0V	I _{in}	Input "H" Level Current
	1.0	-	0.3	-10 ⁻²	-	0.3	I _{in} =0.0V	I _{in}	Input "L" Level Current
μA	30	-	2.0	-10 ⁻²	-	2.0	I _{DD} =V _{SS} +V _{OL}	I _{DD}	Quiescent Current Consumption

* All valid input combinations



INTEGRATED CIRCUIT

TECHNICAL DATA

"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H139P


SILICON MONOLITHIC

TC40H139P DUAL 2-TO-4 LINE DECODERS/MULTIPLEXERS

Unit in mm

DUAL 2-TO-4 LINE DECODER/MULTIPLEXER TC40H139P is a DECODER/MULTIPLEXER including the circuits capable of selecting arbitrary one of four outputs according to the following truth table by the binary inputs A and B. In this case, the selected output is at "H" level.


Also, when ENABLE input \bar{G} is set to "H" level, the selection is inhibited regardless of SELECT signal and all the outputs are at "H" level.




MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Input Current	I_{IN}	-10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	-65~150	°C
Lead Temp./Time	T_{sol}	260°C·10 sec	

PIN CONNECTION



LOGIC DIAGRAM





INTEGRATEDCIRCUIT

TECHNICAL DATA

TC40H139P

RECOMMENDED OPERATING CONDITION

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	-	8.0	V
Input Voltage	V _{IN}		0.0	-	V _{DD}	V
Operating Temperature	T _{opr}		-40	-	85	°C

ELECTRICAL CHARACTERISTICS

ITEM	SYMBOL	TEST CONDITION	V _{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V _{OH}	V _{OUT} <1μA V _{IN} =V _{SS} , V _{DD}	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V _{OL}	V _{OUT} <1μA V _{IN} =V _{SS} , V _{DD}	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current	I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS} , V _{DD}	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I _{OL}	V _{OL} =0.4V V _{IN} =V _{SS} , V _{DD}	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	"H"Level	V _{IH}	5	4.0	-	4.0	-	-	4.0	-	V
	"L"Level	V _{IL}	5	-	1.0	-	-	1.0	-	1.0	
Input Current	"H"Level	I _{IH}	5	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
	"L"Level	I _{IL}	5	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	
Quiescent Current Consumption	I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	5.0	-	10 ⁻²	5.0	-	30	μA

* All valid input combinations

SWITCHING CHARACTERISTICS (T_a=25°C, V_{SS}=0.0V, C_L=15pF)

ITEM		SYMBOL	TEST CONDITION	V _{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time		t _r		5		20	40	ns
Output Fall Time		t _f		5		20	40	ns
(LOW→HIGH)	Propagation	t _{pLH}	A, B-Y	5		35	50	ns
(HIGH→LOW)	Delay Time	t _{pHL}	"	5		30	45	ns
(LOW→HIGH)	Propagation	t _{pLH}	\bar{G} - Y	5		35	50	ns
(HIGH→LOW)	Delay Time	t _{pHL}	"	5		30	45	ns
Input Capacitance		C _{IN}				5		pF



INTEGRATED CIRCUIT

TECHNICAL DATA

"CMOS" DIGITAL INTEGRATED CIRCUIT

TC40H153P

SILICON MONOLITHIC

TC40H153P DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

Unit in mm


TC40H153P is a data selector with two circuits that selects the four data by means of common select inputs A and B.

The 4-channel data of $C_0 - C_3$ are selected to OUTPUT 1Y or OUTPUT 2Y according to SELECT A or SELECT B.

Each output becomes "L" level regardless of other inputs by setting STROBE input at "H" level.

This TC40H153P can be widely applied to the signal composition, parallel to serial conversion, and selection of various signals.


The pin assignments and functions of TC40H153P are the same as those of LSTTL 74LS153.




MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS} - 0.5 \sim V_{SS} + 10$	V
Input Voltage	V_{IN}	$V_{SS} - 0.5 \sim V_{DD} + 0.5$	V
Output Voltage	V_{OUT}	$V_{SS} - 0.5 \sim V_{DD} + 0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}\text{C}$
Lead Temperature/Time	T_{sol}	$260^{\circ}\text{C} \cdot 10 \text{ sec}$	

LOGIC DIAGRAM



PIN CONNECTION



TRUTH TABLE

INPUTS							OUT PUTS
SELECT A	SELECT B	C_0	C_1	C_2	C_3	STROBE \bar{G}	Y
*	*	*	*	*	*	H	L
L	L	L	*	*	*	L	L
L	L	H	*	*	*	L	H
H	L	*	L	*	*	L	L
H	L	*	H	*	*	L	H
L	H	*	*	L	*	L	L
L	H	*	*	H	*	L	H
H	H	*	*	*	L	L	L
H	H	*	*	*	H	L	H

* = Don't Care



INTEGRATEDCIRCUIT

TECHNICAL DATA

INTEGRATEDCIRCUIT

TC40H153P

TECHNICAL DATA

RECOMMENDED OPERATING CONDITIONS (V_{SS}=0V)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	-	8.0	V
Input Voltage	V _{IN}		0	-	V _{DD}	V
Operating Temperature	T _{opr}		-40	-	85	°C

ELECTRICAL CHARACTERISTICS (V_{SS}=0V)

ITEM	SYMBOL	TEST CONDITION	V _{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V _{OH}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V _{OL}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current	I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS} , V _{DD}	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I _{OL}	V _{OL} =0.4V V _{IN} =V _{SS} , V _{DD}	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	"H"Level V _{IH}	I _{OUT} < 1μA V _{OUT} =0.5V	5	4.0	-	4.0	-	-	4.0	-	V
	"L"Level V _{IL}	V _{OUT} =4.5V	5	-	1.0	-	-	1.0	-	1.0	
Input Current	"H"Level I _{IH}	V _{IH} =5.0V	5	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
	"L"Level I _{IL}	V _{IL} =0.0V	5	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	
Quiescent Supply Current	I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	2.0	-	10 ⁻³	2.0	-	10.0	μA

* All valid input combinations.

SWITCHING CHARACTERISTICS (T_a=25°C, V_{SS}=0V, V_{DD}=5V, C_L=15pF)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t _{or}		-	18	40	ns
Output Fall Time	t _{of}		-	14	40	
Propagation Delay Time	Low to High Level t _{pLH}	DATA - Y	-	38	48	ns
	High to Low Level t _{pHL}		-	33	44	
Propagation Delay Time	Low to High Level t _{pLH}	SELECT - Y	-	41	52	ns
	High to Low Level t _{pHL}		-	36	46	
Propagation Delay Time	Low to High Level t _{pLH}	STROBE - Y	-	45	56	ns
	High to Low Level t _{pHL}		-	38	48	
Input Capacitance	C _{IN}		-	5	-	PF

Unit in mm

TC40H155P DUAL 2-LINE-TO-4-LINE DECODER/DEMULIPLEXERS



TC40H155P is a decoder/demultiplexers containing two circuits. When STROBE = "L", arbitrary one of four outputs can be selected by the two common binary inputs A and B. And the selected output becomes "H" level. When STROBE = "H" selection is inhibited and all the outputs become "H" level regardless of other input signals.

By combining with each input, TC40H155P can be used as 3-LINE-TO-8-LINE DECODER or 1-LINE-TO-8-LINE-DEMULIPLEXER. In this case, refer to TRUTH TABLE for each input condition.


MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS} + 10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{DD} + 0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD} + 0.5$	V
Input Current	I_{IN}	10	mA
Power Dissipation	P_D	± 300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	°C
Lead Temperature/Time	T_{sol}	$260^\circ\text{C} \cdot 10\text{sec}$	

LOGIC DIAGRAM



PIN CONNECTION



RECOMMENDED OPERATING CONDITIONS
($V_{SS}=0V$)

ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}	2.0	-	8.0	V
Input Voltage	V_{IN}	0	-	V_{DD}	V
Operating Temperature	T_{opr}	-40	-	85	°C

* All inputs are equipped with protection circuit.

TRUTH TABLE 1. 2-LINE-TO-4-LINE DECODER or 1-LINE-TO-4-LINE DEMULTIPLEXER

INPUTS				OUTPUTS			
SELECT	DATA	STROBE		1Y0	1Y1	1Y2	1Y3
A	B	1C	1G				
X	X	X	H	H	H	H	H
L	L	H	L	L	H	H	H
H	L	H	L	H	L	H	H
L	H	H	L	H	H	L	H
H	H	H	L	H	H	H	L
X	X	L	X	H	H	H	H

INPUTS				OUTPUTS			
SELECT	DATA	STROBE		2Y0	2Y1	2Y2	2Y3
A	B	2C	2G				
X	X	X	H	H	H	H	H
L	L	L	L	L	H	H	H
H	L	L	L	H	L	H	H
L	H	L	L	H	H	H	L
H	H	L	L	H	H	H	H
X	X	H	X	H	H	H	H

X=Don't care

TRUTH TABLE 2. 3-LINE-TO-8-LINE DECODER or 1-LINE-TO-8-LINE DEMULTIPLEXER

INPUTS				OUTPUTS							
SELECT			STROBE	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
A	B	* C	** G	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
X	X	X	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	L	H	H	H	H	H	H
L	H	L	L	H	H	L	H	H	H	H	H
H	H	L	L	H	H	H	L	H	H	H	H
L	L	H	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	L	H	H
L	H	H	L	H	H	H	H	H	H	L	H
H	H	H	L	H	H	H	H	H	H	H	L

* C=1C + 2C

** G=1G + 2G

X=Don't care

ELECTRICAL CHARACTERISTICS (V_{SS}=0.0V)

ITEM	SYMBOL	TEST CONDITION	V _{DD} (V)	-40°C		25°C		85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	
High Level Output Voltage	V _{OH}	I _{OUT} <1μA V _{IN} =V _{SS} , V _{DD}	5	4.95	-	4.95	5.0	-	4.95	V
Low Level Output Voltage	V _{OL}	I _{OUT} <1μA V _{IN} =V _{SS} , V _{DD}	5	-	0.05	-	0.0	0.05	-	0.05
High Level Output Current	I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS} , V _{DD}	5	-0.52	-	-0.44	-	-	-0.36	mA
Low Level Output Current	I _{OL}	V _{OL} =0.4V V _{IN} =V _{SS} , V _{DD}	5	1.4	-	1.1	-	-	0.8	-
High Level Input Voltage	V _{IH}	I _{OUT} <1μA V _{OUT} =0.5V	5	4.0	-	4.0	-	-	4.0	V
Low Level Input Voltage	V _{IL}	V _{OUT} =4.5V V _{IN} =V _{SS} , V _{DD}	5	-	1.0	-	-	1.0	-	1.0
Input "H" Level	I _{IH}	V _{IH} =5.0V	5	-	0.3	-	10 ⁻⁵	0.3	-	1.0
Input "L" Level	I _{IL}	V _{IL} =0.0V	5	-	-0.3	-	-10 ⁻⁵	-0.5	-	-1.0
Quiescent Supply Current	I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	2.0	-	10 ⁻³	2.0	-	10.0

* All valid input combinations.



INTEGRATED CIRCUIT


TECHNICAL DATA

TC40H155P

TECHNICAL DATA

SWITCHING CHARACTERISTICS ($T_a=25^\circ\text{C}$, $V_{SS}=0\text{V}$, $V_{DD}=5\text{V}$, $C_L=15\text{pF}$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t_{or}		-	17	40	ns
Output Fall Time	t_{of}		-	12	30	
Propagation Delay Time	t_{pLH}	SELECT A - \bar{Y}	-	35		ns
	t_{pHL}	SELECT B - \bar{Y}	-	31		
Propagation Delay Time	t_{pLH}	STROBE 1G - \bar{Y}	-	32		ns
	t_{pHL}	STROBE 2G - \bar{Y}	-	27		
Propagation Delay Time	t_{pLH}	DATA 1C - \bar{Y}	-	32		ns
	t_{pHL}		-	27		
Propagation Delay Time	t_{pLH}	DATA 2C - \bar{Y}	-	32		ns
	t_{pHL}		-	27		
Input Capacitance	C_{IN}		-	5	-	PF



TECHNICAL DATA

TC40H157P QUAD 2-LINE-TO-1-LINE DATA

SELECTORS/MULTIPLEXERS.

TC40H158P QUAD 2-LINE-TO-1-LINE DATA


SELECTORS/MULTIPLEXERS.

TC40H157P/158P is a data selector with four circuits that selects the two data inputs A and B by means of SELECT input. The SELECT input is common to the four circuits.

The data A is selected by setting STROBE input and SELECT input at "L" levels, and the data B is selected by setting SELECT input at "H" level.



When STROBE input is set at "H" level, selection is inhibited regardless of other inputs; as a result, all the outputs of TC40H157P become "L" level, and all the outputs of TC40H158P become "H" level.

Unit in m





PIN CONNECTION AND LOGIC DIAGRAM

TC40H157P



TC40H158P



*With all inputs and protection circuit contained.



INTEGRATED CIRCUIT

TC40H157P TC40H158P

TECHNICAL DATA

MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5~V _{SS} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5~V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5~V _{DD} +0.5	V
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature/Time	T _{sol}	260°C · 10sec	

TRUTH TABLE

INPUTS				OUTPUTS	
STROBE	SELECT	DATA		H157P	H158P
G	S	A	B	Y	Y
H	X	X	X	L	H
L	L	L	X	L	H
L	L	H	X	H	L
L	H	X	L	L	H
L	H	X	H	H	L

X=Don't care

RECOMMENDED OPERATING CONDITIONS (V_{SS}=0V)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	-	8.0	V
Input Voltage	V _{IN}		0	-	V _{DD}	V
Operating Temperature	T _{opr}		-40	-	85	°C

ELECTRICAL CHARACTERISTICS (V_{SS}=0.0V, V_{DD}=5V)

ITEM	SYMBOL	TEST CONDITION	-40°C		25°C			80°C		UNIT
			MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V _{OH}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V _{OL}	I _{OUT} < 1μA V _{IN} =V _{DD} , V _{SS}	-	0.05	-	0.0	0.05	-	0.05	V
High Level Output Current	I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS} , V _{DD}	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I _{OL}	V _{OL} =0.4V V _{IN} =V _{DD} , V _{SS}	1.4	-	1.1	-	-	0.8	-	mA
High Level Input Voltage	V _{IH}	I _{OUT} < 1μA V _{OUT} =0.5V	4.0	-	4.0	-	-	4.0	-	V
Low Level Input Voltage	V _{IL}	V _{OUT} =4.5V	-	1.0	-	-	1.0	-	1.0	V
High Level Input Current	I _{IH}	V _{IH} =5.0V	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
Low Level Input Current	I _{IL}	V _{IL} =0.0V	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	μA
Quiescent Supply Current	I _{DD}	*V _{IN} =V _{SS} , V _{DD}	-	2.0	-	10 ⁻³	2.0	-	10.0	μA

* All valid input combinations.



INTEGRATED CIRCUIT

TC40H157P TC40H158P

TECHNICAL DATA

SWITCHING CHARACTERISTICS ($T_a=25^\circ\text{C}$, $V_{SS}=0\text{V}$, $V_{DD}=5\text{V}$, $C_L=15\text{pF}$)

ITEM	SYMBOL	TEST CONDITION	TC40H157P			TC40H158P			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Output Rise Time	t_{or}		-	18	40	-	17	40	ns
Output Fall Time	t_{of}		-	15	40	-	15	40	
Propagation Delay Time	t_{pLH}	"L" to "H" Level	-	26	36	-	25	36	ns
	t_{pHL}	"H" to "L" Level	-	29	40	-	22	32	
Propagation Delay Time	t_{pLH}	"L" to "H" Level	-	34	44	-	27	34	ns
	t_{pHL}	"H" to "L" Level	-	32	42	-	30	40	
Propagation Delay Time	t_{pLH}	"L" to "H" Level	-	33	44	-	26	36	ns
	t_{pHL}	"H" to "L" Level	-	31	42	-	28	38	
Input Capacitance	C_{IN}		-	5	-	-	5	-	pF

ITEM	SYMBOL	TEST CONDITION	25°C		0°C		-40°C	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.
High Level Output Voltage	V_{OH}	$I_{OH} < 1\mu\text{A}$ $V_{IH}=V_{DD}$	4.93	-	4.93	-	4.93	-
Low Level Output Voltage	V_{OL}	$I_{OL} < 1\mu\text{A}$ $V_{IH}=V_{DD}$	0.0	-	0.0	-	0.0	-
High Level Output Current	I_{OH}	$V_{OH}=4.0\text{V}$ $V_{IH}=V_{DD}$	-0.44	-	-0.44	-	-0.44	-
Low Level Output Current	I_{OL}	$V_{OL}=0.4\text{V}$ $V_{IH}=V_{DD}$	1.1	-	1.1	-	1.1	-
High Level Input Voltage	V_{IH}	$I_{IH} < 1\mu\text{A}$ $V_{OH}=4.0\text{V}$	4.0	-	4.0	-	4.0	-
Low Level Input Voltage	V_{IL}	$I_{IL} < 1\mu\text{A}$ $V_{OL}=0.4\text{V}$	1.0	-	1.0	-	1.0	-
High Level Input Current	I_{IH}	$V_{IH}=4.0\text{V}$	-0.3	-	-0.3	-	-0.3	-
Low Level Input Current	I_{IL}	$V_{IL}=0.4\text{V}$	-1.0	-	-1.0	-	-1.0	-
Quiescent Supply Current	I_{DD}	$V_{IH}=V_{DD}$	-	10.0	-	10.0	-	10.0

* All valid input combinations.


Unit in mm

TC40H164P 8-BIT SHIFT REGISTER (SERIAL-IN PARALLEL-OUT)

TC40H164P is a SERIAL-IN/PARALLEL-OUT shift register.

For the type D flip-flop of each stage, CLOCK input and CLEAR input are respectively common, thus being capable of performing asynchronously clear operation from the outside at arbitrary time. In this case, all the data outputs of Q become "L" levels regardless of other inputs by setting CLEAR input at "L" level.

The flip-flop of each stage is triggered at the time of the rising edge of CLOCK inputs.



JEDEC

TOSHIBA

5-21 F

MAXIMUM RATINGS


ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5 ~ V _{SS} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5 ~ V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5 ~ V _{DD} +0.5	V
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature/Time	T _{sol}	260°C · 10sec	

TRUTH TABLE

I N P U T S				O U T P U T S							
CLEAR	CLOCK	A	B	Q _A	Q _B	Q _C	Q _D	Q _E	Q _F	Q _G	Q _H
L	X	X	X	L	L	L	L	L	L	L	L
H	L	X	X	Q _{AO}	Q _{BO}	Q _{CO}	Q _{DO}	Q _{EO}	Q _{FO}	Q _{GO}	Q _{HO}
H	↑	H	H	Q _{AN}	Q _{BN}	Q _{CN}	Q _{DN}	Q _{EN}	Q _{FN}	Q _{GN}	Q _{HN}
H	↑	L	X	L	Q _{AN}	Q _{BN}	Q _{CN}	Q _{DN}	Q _{EN}	Q _{FN}	Q _{GN}
H	↑	X	L	L	Q _{AN}	Q _{BN}	Q _{CN}	Q _{DN}	Q _{EN}	Q _{FN}	Q _{GN}

X = Don't care

BLOCK DIAGRAM



* With all inputs and protection
Circuit contained.



INTEGRATED CIRCUIT

TECHNICAL DATA


TC40H164P

TECHNICAL DATA

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0.0V$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}	-	2.0	-	8.0	V
Input Voltage	V_{IN}	-	0	-	V_{DD}	V
Operating Temperature	T_{opr}	-	-40	-	85	°C

TIMING CHART



ELECTRICAL CHARACTERISTICS ($V_{SS}=0.0V$)

ITEM	SYMBOL	TEST CONDITION	V_{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V_{OH}	$I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V_{OL}	$I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current	I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{SS}, V_{DD}$	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	5	1.4	-	1.1	-	-	0.8	-	



INTEGRATEDCIRCUIT

TECHNICAL DATA

INTEGRATEDCIRCUIT

TC40H164P

TECHNICAL DATA

ELECTRICAL CHARACTERISTICS (V_{SS}=0.0V)

ITEM	SYMBOL	TEST CONDITION	V _{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Input Voltage	V _{IH}	I _{OUT} < 1μA V _{OUT} =0.5V	5	4.0	-	4.0	-	-	4.0	-	V
Low Level Input Voltage	V _{IL}	V _{OUT} =4.5V	5	-	1.0	-	-	1.0	-	1.0	
High Level Input Current	I _{IH}	V _{IH} =5.0V	5	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
Low Level Input Current	I _{IL}	V _{IL} =0.0V	5	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	
Quiescent Supply Current	I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	2.0	-	10 ⁻³	2.0	-	10.0	μA

* All valid input combinations.

SWITCHING CHARACTERISTICS (T_a=25°C, V_{SS}=0V, V_{DD}=5V, C_L=15pF)

ITEM		SYMBOL	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
Output Rise Time		t _{or}	CLOCK - Q		-	20	40	ns
Output Fall Time		t _{of}			-	20	40	
Propagation Delay Time	Low to High Level	t _{pLH}	CLOCK - Q		-	45	-	ns
	High to Low Level	t _{pHL}			-	43	-	
Propagation Delay Time	Low to High Level	t _{pLH}	CLEAR - Q	CLOCK="H"	-	43	-	ns
	High to Low Level	t _{pHL}		CLOCK="L"	-	46	-	
Minimum Data Set up Time		t _{set-up}			-	15	-	ns
Minimum Clear Removal Time		t _{rem}			-	15	-	ns
Minimum Clock Rise/Fall Time		t _{rφ} t _{fφ}			-	-	1	μs
Maximum Pulse Width		f _{maxφ}			10	20	-	MHz
Minimum Pulse Width		t _W	CLOCK, CLEAR		-	30	-	ns
Input Capacitance		C _{IN}			-	5	-	PF

Unit in mm

TC40H166P 8-BIT SHIFT REGISTER (S/P-IN P-OUT)

TC40H166P is an 8-bit PARALLEL-IN/SERIAL-OUT shift register, which can also perform SERIAL-IN/SERIAL-OUT operation.


In case of PARALLEL operation, the DATA of PARALLEL IN operation are output from the final stage of F/F after having been shifted in order at the rising edge of CLOCK.

So with SERIAL OPERATION: that is, each F/F is triggered at the rising edge of CLOCK.


Shifting of PARALLEL operation and SERIAL operation can be achieved by SHIFT/LOAD input.

SERIAL operation is performed when SHIFT/LOAD input is at "H", and PARALLEL operation is performed when it is at "L".

For detailed operation, refer to the truth table and the timing chart. The functions and pin assignments of TC40H166P are the same as those of 74LS166.



PIN CONNECTION



MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5~V _{SS} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5~V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5~V _{DD} +0.5	V
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature/Time	T _{sol}	260°C · 10sec	

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0V$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}	—	2.0	—	8.0	V
Input Voltage	V _{IN}	—	0	—	V _{DD}	V
Operating Temperature	T _{opr}	—	−40	—	85	°C



INTEGRATEDCIRCUIT

TECHNICAL DATA

INTEGRATEDCIRCUIT

TC40H166P


ATAD JACINICAL

TRUTH TABLE


CLEAR	SHIFT/LOAD	CLOCK INHIBIT	INPUTS				OUTPUTS			FUNCTION MODE
			CLOCK	SERIAL INPUT	PARALLEL INPUT		INTERNAL		QH	
L	*	*	*	*	A	H	QA	QB	L	Clear
H	H	L	↑	L	*	*	L	QAn	QGn	Shift
H	H	L	↑	H	*	*	H	QAn	QGn	
H	L	L	↑	*	L	L	L	PINB	L	Parallel Load
H	L	L	↑	*	L	H	L	PINB	H	
H	L	L	↑	*	H	L	H	PINB	L	
H	L	L	↑	*	H	H	H	PINB	H	
H	*	H	*	*	*	*	QAO	QBO	QHO	Hold
H	*	*	↓	*	*	*	QAO	QBO	QHO	No change

*=Don't care Qno=Level of Qn before the indicated steady-state input conditions were established.

TIMING CHART



BLOCK DIAGRAM





ELECTRICAL CHARACTERISTICS (V_{SS}=0V)

ITEM	SYMBOL	TEST CONDITION	V _{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V _{OH}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V _{OL}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current	I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS} , V _{DD}	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I _{OL}	V _{OL} =0.4V V _{IN} =V _{SS} , V _{DD}	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	High Level	V _{IH} I _{OUT} < 1μA V _{OUT} =0.5V	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level	V _{IL} V _{OUT} =4.5V	5	-	1.0	-	-	1.0	-	1.0	
Input Current	High Level	I _{IH} V _{IH} =5.0V	5	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
	Low Level	I _{IL} V _{IL} =0.0V	5	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	
Quiescent Supply Current	I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	2.0	-	10	2.0	-	10.0	μA

* All valid input combinations.

SWITCHING CHARACTERISTICS (T_a=25°C, V_{SS}=0V, V_{DD}=5V, C_L=15pF)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t _{or}	CLOCK - Q _H	-	17	30	ns
Output Fall Time	t _{of}		-	14	26	
High to Low Level Propagation Time	t _{PLH}	CLOCK - Q _H	-	29	41	ns
Low to High Level Propagation Time	t _{PHL}		-	36	50	
Low to High Level Propagation Time	t _{PHL}	CLEAR - Q _H	-	38	52	ns
Maximum Clock Frequency	f _{max} ∅		15	25	-	MHz



INTEGRATED CIRCUIT

TECHNICAL DATA

"CMOS" DIGITAL INTEGRATED CIRCUIT

TC40H174P

SILICON MONOLITHIC

TENTATIVE

TC40H174P HEX "D" TYPE FLIP FLOPS

TC40H174P contains six circuits of D type flip-flop having the common clock and the common clear terminal.

The logical inputs applied to D inputs are transferred to Q outputs at the rising edge of CLOCK input.

The clear input is "L" level active.

This has the same pin connection and the same functions as TTL74174 and TC40174BP is also same.

TRUTH TABLE


* Don't care

INPUTS			OUTPUT
CLOCK	D _n	CLEAR	Q _n
	H	H	H
	L	H	L
	*	H	No change
*	*	L	L


MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5~V _{DD} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5~V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5~V _{DD} +0.5	V
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temp.	T _{stg}	-65~150	°C
Lead Temp./Time	T _{sol}	260°C.10 sec	


LOGIC DIAGRAM



Unit in mm



BLOCK DIAGRAM



V_{SS} : 8

V_{DD} : 16



INTEGRATED CIRCUIT

TECHNICAL DATA

TC40H174P

TECHNICAL DATA

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0.0V$)

ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}	2.0	-	8.0	V
Input Voltage	V_{IN}	0.0	-	V_{DD}	V
Operating Temp.	T_{opr}	-40	-	85	°C

ELECTRICAL CHARACTERISTICS ($V_{SS}=0.0V$)

ITEM	SYMBOL	TEST CONDITION	V_{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V_{OH}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V_{OL}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current	I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{SS}, V_{DD}$	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	5	1.4	-	1.1	-	-	0.8	-	
High Level Input Voltage	V_{IH}	$ I_{OUT} < 1\mu A$ $V_{OH}=4.5V$	5	4.0	-	4.0	-	-	4.0	-	V
Low Level Input Voltage	V_{IL}	$V_{OL}=0.5V$	5	-	1.0	-	-	-	1.0	1.0	
Input Current	"H" Level	I_{IH}	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	μA
	"L" Level	I_{IL}	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	
Quiescent Supply Current	I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	20.0	-	0.005	20.0	-	150	μA

* All valid input combinations

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0.0V$, $C_L=15pF$)

ITEM	SYMBOL	TEST CONDITION	V_{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t_{or}		5		20	40	ns
Output Fall Time	t_{of}		5		20	40	
Propagation Delay	(L-H)	t_{pLH}	5		50		ns
	(H-L)	t_{pHL}			40		
	(H-L)	t_{pHL}			40		
Min. Clear Pulse Width	t_w	CLEAR	5		25		ns
Max. Clock Rise Time	$t_{r\phi}$		5			1000	ns
Max. Clock Fall Time	$t_{f\phi}$					1000	
Min. Data Set Up Time	t_{set-up}	D_n -CLOCK	5		20		ns
Max. Clock Frequency	$MAX\phi$		5	10	20		MHz
Input Capacitance	C_{IN}				5		pF




INTEGRATEDCIRCUIT

TECHNICAL DATA

TC40H174P

TECHNICAL DATA



SWITCHING CHARACTERISTICS (T_A=25°C, V_{DD}=5.0V, V_{SS}=0.0V, C_L=15pF)

UNIT	MAX.	TYP.	MIN.	TEST CONDITION	SYMBOL	ITEM
ns	40	20	3	V _{DD} (V)	t _{tr}	Output Rise Time
ns	40	20	3	V _{DD} (V)	t _{tf}	Output Fall Time
ns	50	20	3	CLOCK=0	t _{PLH}	Propagation Delay (H→L)
ns	40	20	3	CLOCK=0	t _{PHL}	Propagation Delay (L→H)
ns	40	20	3	CLEAR=0	t _{tr}	Propagation Delay (H→L)
ns	25	20	3	CLEAR	t _{tf}	Propagation Delay (L→H)
ns	1000	1000	3		t _{tr}	Max. Clock Rise Time
ns	1000	1000	3		t _{tf}	Max. Clock Fall Time
ns	30	30	3	D _n =CLOCK	t _{set-up}	Min. Data Set Up Time
MHz	30	30	3		f _{MAX}	Max. Clock Frequency
pF	2	2	3		C _L	Load Capacitance


40H175P QUAD "D" TYPE FLIP-FLOPS

Unit in mm

TC40H175P is a "D" type flip-flop with four circuits that has common CLOCK and $\overline{\text{CLEAR}}$ inputs.

The logical input applied to DATA input is transmitted to Q and \bar{Q} outputs by the rising edge of CLOCK input.

If $\overline{\text{CLEAR}}$ input is set at "L" level, output $Q = L$ level and output $\overline{Q} = H$ level regardless of other inputs.




JEDEC

TOSHIBA 5-22E


MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}\text{C}$
Lead Temperature/Time	T_{sol}	$260^{\circ}\text{C} \cdot 10\text{sec}$	

LOGIC DIAGRAM



PIN CONNECTION



TRUTH TABLE

INPUTS			OUTPUTS	
CLEAR	CLOCK	DATA	Q	\bar{Q}
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	↓	X	No Change	

X = Don't Care



INTEGRATED CIRCUIT

TECHNICAL DATA

INTEGRATED CIRCUIT

TC40H175P

TECHNICAL DATA

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0.0V$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}		2.0	-	8.0	V
Input Voltage	V_{IN}		0	-	V_{DD}	V
Operating Temperature	T_{opr}		-40	-	85	°C

ELECTRICAL CHARACTERISTICS ($V_{SS}=0.0V$)

ITEM		SYMBOL	TEST CONDITION	V_{DD} (V)	-40°C		25°C			85°C		UNIT
					MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage		V_{OH}	$I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage		V_{OL}	$I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current		I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{SS}, V_{DD}$	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current		I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	"H" Level	V_{IH}	$I_{OUT} < 1\mu A$ $V_{OUT}=0.5V$	5	4.0	-	4.0	-	-	4.0	-	V
	"L" Level	V_{IL}	$V_{OUT}=4.5V$	5	-	1.0	-	-	1.0	-	1.0	
Input Current	"H" Level	I_{IH}	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	1.0	μA
	"L" Level	I_{IL}	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	
Quiescent Supply Current		I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	2.0	-	10^{-3}	2.0	-	10.0	μA

* All valid input combinations.

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0.0V$, $C_L=15pF$)

ITEM		SYMBOL	TEST CONDITION	V_{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time		t_{or}		5	-	20	40	ns
Output Fall Time		t_{of}		5	-	20	40	
Propagation	"L" to "H" Level	t_{pLH}	CLOCK - Q, \bar{Q}	5	-	44	-	ns
	"H" to "L" Level	t_{pHL}		5	-	40	-	
Delay Time	"L" to "H" Level	t_{pLH}	\overline{CLEAR} - 0, \bar{Q}	5	-	35	-	ns
	"H" to "L" Level	t_{pHL}		5	-	45	-	
Minimum Pulse Width		t_W	\overline{CLEAR}	5	-	20	-	ns
Maximum Clock Rise/Fall Time		$t_{r\phi}$ $t_{f\phi}$	CLOCK	5	-	-	1000	ns
Minimum Data Set up Time		t_{set-UP}	D-CLOCK	5	-	15	-	ns
Input Capacitance		C_{IN}		-	-	5	-	pF
Maximum Clock Frequency		f_{MAX}		5	10	20	-	MHz

TC40H192P SYNCHRONOUS 4-BIT BCD UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

TC40H193P SYNCHRONOUS 4-BIT BINARY UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)


Unit in mm

TC40H192P and TC40H193P are synchronous 4-bit up/down counters.

Clear input is "H" level active and preset input is "L" level active, and both inputs functions asynchronously.

The clocks are separately provided for the up count input and for the down count input, and the rising edge of both pulses initiates the counting operations. Since the clock in the counter is obtained by logically adding the up count input and the down count input, one of clock inputs can be used as the clock inhibit input.


TC40H192P and TC40H193P are same function as TIL 74192 and 74193 and pin-to-pin compatible with those TC40192BP and TC40193BP are also same.



MAXIMUM RATINGS





ITEM	SYMBOL	RATINGS	UNIT
Supply Voltage	V _{DD}	V _{SS} =0.5~V _{SS} +10	V
Input Voltage	V _{IN}	V _{SS} =0.5~V _{SS} +0.5	V
Output Voltage	V _{OUT}	V _{SS} =0.5~V _{SS} +0.5	V
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temp.	T _{stg}	-65~150	°C
Lead Temp./Time	T _{sol}	260°C.10 sec	

PIN CONNECTION



TRUTH TABLE

TC40H192P/192P

COUNT UP	COUNT DOWN	$\overline{\text{LOAD}}$	CLEAR	ACTION
	H	H	L	COUNT UP
	H	H	L	NO COUNT
H		H	L	COUNT DOWN
H		H	L	NO COUNT
*	*	L	L	PRESET
*	*	*	H	RESET

* Don't care

EC4192P

COUNT	Q _A	Q _B	Q _C	Q _D
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H

TC40H193P



COUNT	Q _A	Q _B	Q _C	Q _D
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H
A	L	H	L	H
B	H	H	L	H
C	L	L	H	H
D	H	L	H	H
E	L	H	H	H
F	H	H	H	H



INTEGRATED CIRCUIT

TC40H192P, TC40H193P

TECHNICAL DATA






INTEGRATED CIRCUIT


TECHNICAL DATA

TC40H192P, TC40H193P

TECHNICAL DATA



TIMING CHART (TC40H193P)





INTEGRATED CIRCUIT

TC40H192P, TC40H193P

TECHNICAL DATA

RECOMMENDED OPERATING CONDITIONS (V_{SS}=0V)

ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}	2	-	18	V
Input Voltage	V _{IN}	0	-	V _{DD}	V
Operating Temp.	T _{opr}	-40	-	85	°C

ELECTRICAL CHARACTERISTICS (V_{SS}=0V, V_{DD}=5V)

ITEM	SYMBOL	TEST CONDITION	-40°C		25°C			85°C		
			MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	MAX.
High Level Output Voltage	V _{OH}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V _{OL}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current	I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS} , V _{DD}	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I _{OL}	V _{OL} =0.4V V _{IN} =V _{SS} , V _{DD}	1.4	-	1.1	-	-	0.8	-	
High Level Input Voltage	V _{IH}	I _{OUT} < 1μA V _{OUT} =0.5V	4.0	-	4.0	-	-	4.0	-	V
Low Level Input Voltage	V _{IL}	V _{OUT} =4.5V	-	1.0	-	-	1.0	-	1.0	
Input Current	"H" Level	I _{IH} V _{IH} =5.0V	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
	"L" Level	I _{IL} V _{IL} =0.0V	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	
Quiescent Supply Current	I _{DD}	*V _{IN} =V _{SS} , V _{DD}	-	20.0	-	0.005	20.0	-	150	μA

* All valid input combinations

SWITCHING CHARACTERISTICS (T_a=25°C, V_{SS}=0.0V, V_{DD}=5.0V, C_L=15pF)

ITEM	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t _{or}			20	40	ns
Output Fall Time	t _{of}			20	40	ns
Propagation Delay Time	t _{PLH}	CLOCK-Q		80		ns
	t _{PHL}			60		
"	t _{PLH}	CLOCK-CARRY, BORROW		60		ns
"	t _{PHL}	LOAD-Q		60		ns
"	t _{PLH}	LOAD-CARRY, BORROW		60		ns
"	t _{PHL}	CLEAR-Q		60		ns
"	t _{PHL}	CLEAR-CARRY, BORROW		60		ns
Data Hold Time	t _{hold}			10		ns
Min. Clock Pulse Width	t _w (CK)			40		ns
Min. Preset Pulse Width	t _w (LOAD)			30		ns
Min. Clear Pulse Width	t _w (CL)			30		ns
Max. Clock Rise Time	t _r				1	μs
Max. Clock Fall Time	t _f				1	μs
Max. Clock Frequency	f _{MAX}		5	10		MHz
Input Capacitance	C _{IN}		-	5	-	pF




INTEGRATED CIRCUIT

TECHNICAL DATA

TC40H192P, TC40H193P

SWITCHING TIME TEST CIRCUIT AND WAVEFORM


Test Circuit




TABLE

TEST NO.	CLEAR	LOAD	COUNT UP	COUNT DOWN	DATA n
1	L	H	PG1	H	L
1	L	H	H	PG1	L
2	L	PG1	L	L	PG2
3	PG1	PG2	L	L	H


Waveform 1
TEST NO.1



Waveform 2
TEST NO.2



Waveform 3
TEST NO. 3



OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS


TC40H240P INVERTED 3-STATE OUTPUTS

TC40H241P NONINVERTED 3-STATE OUTPUTS


TC40H244P NONINVERTED 3-STATE OUTPUTS

MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{SS}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}\text{C}$
Lead Temperature/Time	T_{sol}	$260^{\circ}\text{C} \cdot 10\text{sec}$	



PIN CONNECTION

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0V$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	–	8.0	V
Input Voltage	V _{IN}		0	–	V _{DD}	V
Operating Temperature	T _{opr}		–40	–	85	°C



INTEGRATEDCIRCUIT

TECHNICAL DATA

TC40H240P TC40H241P TC40H244P

TRUTH TABLE

TC40H240P				TC40H241P				TC40H244P			
INPUTS			OUTPUTS	INPUTS			OUTPUTS	INPUTS			OUTPUTS
CONTROL	DATA			CONTROL	DATA			CONTROL	DATA		
$\overline{1G}$	$\overline{2G}$	An	Yn	$\overline{1G}$	$\overline{2G}$	An	Yn	$\overline{1G}$	$\overline{2G}$	An	Yn
L	L	L	H	L	H	L	L	L	L	L	L
L	L	H	L	L	H	H	H	L	L	H	H
H	L	X	1Y1~1Y4	H	H	X	1Y1~1Y4	H	L	X	1Y1~1Y4
L	H	X	2Y1~2Y4	L	L	X	2Y1~2Y4	L	H	X	2Y1~2Y4
H	H	X	1Y1~1Y4, 2Y1~2Y4	H	L	X	1Y1~1Y4, 2Y1~2Y4	H	H	X	1Y1~1Y4, 2Y1~2Y4

X=Don't care. H ∞ =High Impedance.

ELECTRICAL CHARACTERISTICS (V_{SS}=0V)

ITEM	SYMBOL	TEST CONDITION	V _{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V _{OH}	I _{OUT} < 1 μ A V _{IN} =V _{SS} , V _{DD}	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V _{OL}	I _{OUT} < 1 μ A V _{IN} =V _{SS} , V _{DD}	5	-	0.05	-	0.0	0.05	-	0.05	V
High Level Output Current	I _{OH}	V _{OUT} =4.6V V _{IN} =V _{SS} , V _{DD}	5	-0.95	-	-0.88	-	-	-0.8	-	mA
Low Level Output Current	I _{OL}	V _{OUT} =0.4V V _{IN} =V _{SS} , V _{DD}	5	4.7	-	4.4	-	-	4.0	-	mA
Input Voltage	"H" Level V _{IH}	I _{OUT} < 1 μ A V _{OUT} =0.5V	5	4.0	-	4.0	-	-	4.0	-	V
	"L" Level V _{IL}	V _{OUT} =4.5V	5	-	1.0	-	-	1.0	-	1.0	V
Input Current	"H" Level I _{IH}	V _{IN} =5.0V	5	-	0.3	-	10 ⁻⁵	3.0	-	1.0	μ A
	"L" Level I _{IL}	V _{IN} =0.0V	5	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	μ A
Disable Output Time	"H" Level I _{DH}	V _{DH} =5.0V	5	-	0.5	-	10 ⁻⁴	0.5	-	30	μ A
	"L" Level I _{DL}	V _{DL} =0.0V	5	-	-0.5	-	-10 ⁻⁴	-0.5	-	-30	μ A
Quiescent Supply Current	I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	5.0	-	0.005	5.0	-	30	UA

* All valid input combinations.

SWITCHING CHARACTERISTICS (Ta=25°C, V_{SS}=0V, V_{DD}=5V, C_L=50pF)

ITEM	SYMBOL	TEST CONDITION	TC40H240P			TC40H241P			TC40H244P			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Output Rise Time	t _{or}	Fig. 1		17	40							ns
Output Fall Time	t _{of}	Fig. 1		17	40							ns
Propagation Delay Time	t _{pLH}	Fig. 1		24	34							ns
	t _{pHL}	Fig. 1		28	38							ns
Disable Output Time	t _{pHZ}	Fig. 3		27	35							ns
	t _{pLZ}	Fig. 3		27	35							ns
Disable Output Time	t _{pZH}	Fig. 3		24	35							ns
	t _{pZL}	Fig. 2		30	42							ns
Input Capacitance	C _{IN}		-	5	-							pF



SWITCHING TIME TEST CIRCUITS AND WAVEFORM

TC40H240P

Fig.1




Fig.2





Fig.3



TC40H241P

Fig.1




Fig.2





Fig.3



TC40H244P

Fig.1




Fig.2





Fig.3



QUAD BUS TRANSCEIVERS

TC40H242P INVERTED 3-STATE OUTPUTS


TC40H243P NONINVERTED 3-STATE OUTPUTS

MAXIMUM RATINGS


ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5~V _{SS} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5~V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5~V _{DD} +0.5	V
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature/Time		260°C · 10sec	

PIN CONNECTION & TRUTH TABLE

TC40H242P



TC40H243P



TC40H242P TRUTH TABLE

CONTROL INPUTS		DATA PORT STATUS				
GAB	GBA	A	B			
L	L	INPUT	L	OUTPUT	H	
			H		L	
H	H	OUTPUT	L	INPUT	H	
			H		L	
L	H	Don't use				
High Impedance						

TC40H243P TRUTH TABLE

CONTROL INPUTS		DATA PORT STATUS			
GAB	GBA	A		B	
L	L	INPUT	L	OUTPUT	L
			H		H
H	H	OUTPUT	L	INPUT	L
			H		H
L	H	Don't Vse			
H	L	High Impedance			

* With all inputs and protection circuit contained.

RECOMMENDED OPERATING CONDITIONS (V_{SS}=0V)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	-	8.0	V
Input Voltage	V _{IN}		0	-	V _{DD}	V
Operating Temperature	T _{opr}		-40	-	85	°C



INTEGRATEDCIRCUIT

TECHNICAL DATA

TC40H242P TC40H243P

TECHNICAL DATA

ELECTRICAL CHARACTERISTICS (V_{SS}=0V)

ITEM	SYMBOL	TEST CONDITION	V _{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V _{OH}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V _{OL}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	5	-	0.05	-	0.0	0.05	-	0.05	V
High Level Output Current	I _{OH}	V _{OUT} =4.6V V _{IN} =V _{SS} , V _{DD}	5	-0.95	-	-0.88	-	-	-0.8	-	mA
Low Level Output Current	I _{OL}	V _{OUT} =0.4V V _{IN} =V _{SS} , V _{DD}	5	4.7	-	4.4	-	-	4.0	-	mA
Input Voltage	"H" Level	I _{OUT} < 1μA V _{OUT} =0.5V	5	4.0	-	4.0	-	-	4.0	-	V
	"L" Level	V _{OUT} =4.5V	5	-	1.0	-	-	1.0	-	1.0	V
Input Current	"H" Level	I _{IH} V _{IN} =5.0V	5	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
	"L" Level	I _{IN} V _{IN} =0.0V	5	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	μA
Disable Output Time	"H" Level	I _{DH} V _{DH} =5.0V	5	-	0.5	-	10 ⁻⁴	0.5	-	30	μA
	"L" Level	I _{DL} V _{DL} =0.0V	5	-	-0.5	-	-10 ⁻⁴	-0.5	-	-30	μA
Quiescent Supply Current	I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	5.0	-	0.005	5.0	-	30	UA

* All valid input combinations.

SWITCHING CHARACTERISTICS (T_a=25°C, V_{SS}=0V, V_{DD}=5V, C_L=50pF)

ITEM	SYMBOL	TEST CONDITION	TC40H242P			TC40H243P			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Output Rise Time	t _{or}			18	40		18	40	ns
Output Fall Time	t _{of}			17	40		17	40	ns
Propagation Delay Time	t _{pLH}	Low to High Level		23	34		23	34	ns
	t _{pHL}	High to Low Level		26	37		26	37	ns
Disable Output Time	"H" Level	t _{pHZ}		27	34		27	34	ns
	"L" Level	t _{pLZ}		29	38		29	38	ns
Disable Output Time	"H" Level	t _{pZH}		26	38		26	38	ns
	"L" Level	t _{pZL}		32	44		32	44	ns


UNIT	MAX.	TYP.	MIN.	TEST CONDITION	SYMBOL	ITEM
V	5.0	-	5.0	V _{DD}		Supply Voltage
V	0	-	0	V _{IN}		Input Voltage
°C	85	-	-40	T _{amb}		Operating Temperature

TC40H245P OCTAL BUS TRANSCEIVERS


Unit in mm

MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{SS}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}\text{C}$
Lead Temperature/Time	T_{sol}	$260^{\circ}\text{C} \cdot 10\text{sec}$	



PIN CONNECTION



CONTROL INPUTS		DATA PORT STATUS
ENABLE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	High Impedance

X = Don't care

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0\text{V}$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}		2.0	-	8.0	V
Input Voltage	V_{IN}		0	-	V_{DD}	V
Operating Temperature	T_{opr}		-40	-	85	$^{\circ}\text{C}$



INTEGRATED CIRCUIT

TECHNICAL DATA

TC40H245P

ELECTRICAL CHARACTERISTICS ($V_{SS}=0V$)

ITEM	SYMBOL	TEST CONDITION	VDD (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V_{OH}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V_{OL}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current	I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{SS}, V_{DD}$	5	-0.95	-	-0.88	-	-	-0.8	-	mA
Low Level Output Current	I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	5	4.7	-	4.4	-	-	4.0	-	
Input Voltage	High Level V_{IH}	$ I_{OUT} < 1\mu A$ $V_{OH}=4.5V$	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level V_{IL}	$V_{OL}=0.5V$	5	-	1.0	-	-	1.0	-	1.0	
Input Current	High Level I_{IH}	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	1.0	μA
	Low Level I_{IL}	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	
Quiescent Supply Current	I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	5.0	-	0.005	5.0	-	30	μA

* All valid input combinations.

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0V$, $V_{DD}=5V$, $C_L=50pF$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t_{or}			20	40	ns
Output Fall Time	t_{of}			20	40	
Propagation Delay Time	"H" to "L" Level tp_{LH}			19	26	ns
	"L" to "H" Level tp_{HL}			23	29	
Output Disable Time	High Level tp_{HZ}			40	47	ns
	Low Level tp_{LZ}			31	38	
Output Disable Time	High Level tp_{ZH}			39	49	ns
	Low Level tp_{ZL}			35	43	

ITEM	MAX.	TYP.	MIN.	SYMBOL	TEST CONDITION
Supply Voltage	5.0	-	3.0	V_{DD}	
Input Voltage	V_{IH}	-	0	V_{IN}	
Operating Temperature	85	-	-40	T_{OP}	


TC40H273P OCTAL "D" TYPE FLIP-FLOPS

TC40H273P is a "D" type flip-flop with eight circuits that has common CLOCK and CLEAR terminals.

CLEAR input is "L" active. In this case, all the outputs come to "L" level regardless of other inputs. When CLEAR input is at "H" level, the DATA is transmitted to the output as it is, by the edge of CLOCK.

The functions and pin assignments of TC40H273P are the same as those of 74LS273.


Unit in mm



MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+1.0$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}\text{C}$
Lead Temperature/Time	T_{sol}	$260^{\circ}\text{C} \cdot 10\text{sec}$	

PIN CONNECTION




TRUTH TABLE

INPUTS			OUTPUT
CLEAR	CLOCK	DATA	Q
L	※	※	L
H	↑	H	H
H	↑	L	L
H	L	※	Q_0

※ = Don't Care

BLOCK DIAGRAM





INTEGRATEDCIRCUIT

TECHNICAL DATA

INTEGRATEDCIRCUIT

TC40H273P

TECHNICAL DATA

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0V$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}	-	2.0	-	8.0	V
Input Voltage	V_{IN}	-	0	-	V_{DD}	V
Operating Temperature	T_{opr}	-	-40	-	85	°C

ELECTRICAL CHARACTERISTICS ($V_{SS}=0V$)

ITEM	SYMBOL	TEST CONDITION	V_{DD} (V)	-40°C		25°C			85°C		UNIT
				MAX.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V_{OH}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V_{OL}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	V
High Level Output Current	I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{SS}, V_{DD}$	5	-0.52	-	0.44	-	-	-0.36	-	mA
Low Level Output Current	I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	5	1.4	-	1.1	-	-	0.8	-	mA
Input Voltage	High Level	$ I_{OUT} < 1\mu A$	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level	$V_{OUT}=0.5V$ $V_{OUT}=4.5V$	5	-	1.0	-	-	1.0	-	1.0	V
Input Current	High Level	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	1.0	μA
	Low Level	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	μA
Quiescent Supply Current	I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	2.0	-	10^{-3}	2.0	-	10.0	μA

* All valid input combinations.

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0V$, $V_{DD}=5V$ $C_L=15pF$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t_{or}					ns
Output Fall Time	t_{of}					ns
Propagation Delay Time	"H" to "L" Level	t_{pLH}	CLOCK - Q			ns
	"L" to "H" Level	t_{pHL}				ns
	"L" to "H" Level	t_{pHL}	CLEAR - Q			ns
Maximum Clock Frequency	$f_{max\phi}$					MHz



INTEGRATED CIRCUIT

TECHNICAL DATA

"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H365P TC40H366P

SILICON MONOLITHIC

HEX BUS DRIVERS

TC40H365P MONINVERTED 3-STATE OUTPUTS

TC40H366P INVERTED 3-STATE OUTPUTS

TC40H365P/TC40H366P is a bus buffer with six circuits that has 3-state outputs.

The outputs become high impedance by setting ENABLE input G_1 or G_2 at "H" level.

Also the output current is so large that ten LSTTL inputs may be directly driven.

MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{SS}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{SS}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	°C
Lead Temperature/Time	T_{sol}	$260^\circ\text{C} \cdot 10\text{sec}$	

TRUTH TABLE

INPUTS			OUTPUTS	
ENABLE G_1	ENABLE G_2	DATA A_n	Y_n	
L	L	L	L	
L	L	H	H	
H	*	*	High Impedance	
*	H	*	High Impedance	

TRUTH TABLE


INPUTS			OUTPUTS	
ENABLE G_1	ENABLE G_2	DATA A_n	Y_n	
L	L	L	H	
L	L	H	L	
H	*	*	High Impedance	
*	H	*	High Impedance	

*=Don't care

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0V$)


ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}	-	2.0	-	8.0	V
Input Voltage	V_{IN}	-	0	-	V_{DD}	V
Operating Temperature	T_{opr}	-	-40	-	85	°C

Unit in mm




PIN CONNECTION

TC40H365P



TC40H366P





INTEGRATEDCIRCUIT

TC40H365P TC40H366P

TECHNICAL DATA

ELECTRICAL CHARACTERISTICS (V_{SS}=0V)

ITEM	SYMBOL	TEST CONDITION	V _{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V _{OH}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V _{OL}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	5	-	0.05	-	0.0	0.05	-	0.05	V
High Level Output Current	I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS} , V _{DD}	5	-0.95	-	-0.88	-	-	-0.8	-	mA
Low Level Output Current	I _{OL}	V _{OL} =0.4V V _{IN} =V _{SS} , V _{DD}	5	4.7	-	4.4	-	-	4.0	-	mA
Input Voltage	High Level V _{IH}	I _{OUT} < 1μA V _{OH} =4.5V	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level V _{IL}	V _{OL} =0.5V	5	-	1.0	-	-	1.0	-	1.0	V
Input Current	High Level I _{IH}	V _{IH} =5.0V	5	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
	Low Level I _{IL}	V _{IL} =5.0V	5	-	-0.3	-	-10 ⁻⁵	-0.3	-	1.0	μA
Quiescent Supply Current	I _{DD}	*V _{IN} =SS, V _{DD}	5	-	5.0	-	0.005	5.0	-	30	μA

* All valid input combinations.

SWITCHING CHARACTERISTICS (T_a=25°C, V_{SS}=0V, V_{DD}=5V, C_L=50pF)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t _{or}			17	28	ns
Output Fall Time	t _{of}			15	26	
High to Low Level Propagation Time	t _{pLH}			21	28	ns
Low to High Level Propagation Time	t _{pHL}			26	35	
High Level Output Disable Time	t _{pHZ}			40	46	ns
Low Level Output Disable Time	t _{pLZ}			28	35	
High Level Output Disable Time	t _{pZH}			37	46	ns
Low Level Output Disable Time	t _{pZL}			30	39	
Input Capacitance	C _{IN}		-	5	-	pF



INTEGRATED CIRCUIT

TECHNICAL DATA

"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H367P, TC40H368P

SILICON MONOLITHIC

TENTATIVE

TC40H367P 3-STATE NON-INVERTING BUFFERS


TC40H368P 3-STATE INVERTING BUFFERS

TC40H367P and TC40H368P are six-circuit inverting buffers having the 3-state output function respectively. Since the DISABLE inputs for placing the output in the disabled state have the circuit configuration common for two circuits and four circuits, these buffers are suitable for the control of four-bit data line.

The buffers provide large output current capacity, enabling direct drive of 10 LSTTL inputs.

They have the functions and pin connections compatible with TTL 74367 and 74368. And TOSHIBA's original TC5012BP is the same as TC40H367P.


Unit in mm



MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5 V _{SS} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5 V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5 V _{DD} +0.5	V
Input Current	I _{IN}	10	mA
Power Dissipation	P _D	300	mW
Storage Temperature	T _{stg}	-65 150	°C
Lead Temp./Time	T _{sol}	260°C 10 sec	

PIN CONNECTION



TRUTH TABLES

TC40H367P

DISABLE INPUT	INPUT	OUTPUT
L	L	L
L	H	H
H	*	H _z

TC40H368P

DISABLE INPUT	INPUT	OUTPUT
L	L	H
L	H	L
H	*	H _z

H_z=HIGH IMPEDANCE
* =Don't care

RECOMMENDED OPERATING CONDITIONS

ITEM	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	—	8.0	V
Input Voltage	V _{IN}		0	—	V _{DD}	V
Operating Temperature	T _{opr}		-40	—	85	°C



0H367P, TC40H368P




INTEGRATEDCIRCUIT

TECHNICAL DATA

TC40H367P, TC40H368P

SWITCHING CHARACTERISTICS ($T_a=25^\circ\text{C}$, $V_{SS}=0\text{V}$, $V_{DD}=5\text{V}$, $C_L=50\text{pF}$, $R_L=1\text{k}\Omega$)


ITEM	SYMBOL	TEST CONDITION	TC40H367P			TC40H368P			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Output Rise Time	t_{or}		-	20	40	-	20	40	ns
Output Fall Time	t_{of}		-	20	40	-	20	40	
(Low \rightarrow High) Propagation Delay Time	t_{pLH}		-	27	60	-	30	60	ns
(High \rightarrow Low) Propagation Delay Time	t_{pHL}		-	30	60	-	32	60	
High Level Disable Output Time	t_{pHZ}		-	30	60	-	30	60	ns
Low Level Disable Output Time	t_{pLZ}		-	30	60	-	30	60	
High Level Disable Output Time	t_{pZH}		-	27	60	-	27	60	ns
Low Level Disable Output Time	t_{pZL}		-	30	60	-	30	60	
Input Capacity	C_{IN}		-	5	-	-	5	-	pF
Disable Output Capacity	C_{out}		-	20	-	-	20	-	pF



INPUTS		OUTPUTS	
DATA	ENABLE	DATA	ENABLE
H	H	H	H
L	L	L	L
*	L	*	L
*	*	*	*

*Don't care

BLOCK DIAGRAM



TC40H373P OCTAL "D" TYPE LATCH (3-STATE OUTPUTS)

TC40H373P is a "D" type latch with eight circuits that 3-state output control terminals.

When OUTPUT-CONTROL input is at "H" level, if ENABLE is set at "H" level, the data is output as it is or if ENABLE is set at "L" level, the output holds the data immediately before ENABLE is changed from "H" to "L".

Regardless of other inputs, the output becomes high impedance by setting OUTPUT-CONTROL at "H" level.

The eight circuits are common to OUTPUT-CONTROL input and ENABLE input. The functions and pin assignment of TC40H373P are the same as those of 74LS373.

MAXIMUM RATINGS


ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5\sim V_{SS}+10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5\sim V_{DD}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5\sim V_{DD}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}\text{C}$
Lead Temperature/Time	T_{sol}	$260^{\circ}\text{C} \cdot 10\text{sec}$	

TRUTH TABLE


INPUTS				OUTPUTS
OUTPUT	CONTROL	ENABLE	G	DATA
				Q
	L		H	H
	L		H	L
	L	L	*	Q _o
	H		*	High Impedance

*=Don't care


BLOCK DIAGRAM



Unit in mm



PIN CONNECTION





INTEGRATEDCIRCUIT

TECHNICAL DATA

TC40H373P

RECOMMENDED OPERATING CONDITIONS (V_{SS}=0V)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}	-	2.0	-	8.0	V
Input Voltage	V _{IN}	-	0	-	V _{DD}	V
Operating Temperature	T _{opr}	-	-40	-	85	°C

ELECTRICAL CHARACTERISTICS (V_{SS}=0V)

ITEM	SYMBOL	TEST CONDITION	V _{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Level	V _{OH}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Level	V _{OL}	I _{OUT} < 1μA V _{IN} =V _{DD} , V _{SS}	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current	I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS} , V _{DD}	5	-0.95	-	-0.88	-	-	-0.8	-	mA
Low Level Output Current	I _{OL}	V _{OL} =0.4V V _{IN} =V _{DD} , V _{SS}	5	4.7	-	4.4	-	-	4.0	-	
Input Voltage	High Level V _{IH}	I _{OUT} < 1μA V _{OUT} =0.5V	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level V _{IL}	V _{OUT} =4.5V	5	-	1.0	-	-	1.0	-	1.0	
Input Current	High Level I _{IH}	V _{IH} =5.0V	5	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
	Low Level I _{IL}	V _{IL} =0.0V	5	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	
Quiescent Supply Current	I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	2.0	-	10 ⁻³	2.0	-	10.0	μA

*All valid input combinations

SWITCHING CHARACTERISTICS (T_a=25°C, V_{SS}=0V, V_{DD}=5V, C_L=50pF)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t _{or}	DATA - Q	-	20	35	ns
Output Fall Time	t _{of}		-	20	35	
Propagation Delay Time	"H" to "L" Level t _{pLH}	DATA - Q	-	39	50	na
	"L" to "H" Level t _{pHL}		-	33	43	
Propagation Delay Time	"H" to "L" Level t _{pLH}	ENABLE - Q	-	39	50	ns
	"L" to "H" Level t _{pHL}		-	35	46	
Output Disable Time	High Level t _{pHZ}	OUTPUT CONTROL - Q	-	25	32	ns
	Low Level t _{pLZ}		-	27	35	
Output Disable Time	High Level t _{pZH}	R _L =1kΩ	-	27	35	ns
	Low Level t _{pZL}		-	30	39	



INTEGRATED CIRCUIT

TECHNICAL DATA

"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H374P

SILICON MONOLITHIC

TC40H374P OCTAL "D" TYPE FLIP-FLOPS

TC40H374P is a "D" type flip-flop with eight circuits that has 3-STATE output control terminals.


When OUTPUT-CONTROL input is at "L" level, the data is transmitted to the output by the rising edge of CLOCK.

If OUTPUT-CONTROL input is set at "H" level, the output becomes high impedance regardless of other outputs.

CLOCK and OUTPUT-CONTROL input are common to eight circuits.

The functions and pin assignments of TC40H374P are the same as those of 74LS166.


Unit in mm



MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	°C
Lead Temperature/Time	T_{sol}	$260^\circ\text{C} \cdot 10\text{sec}$	

PIN CONNECTION




TRUTH TABLE

OUTPUT CONTROL	INPUTS		OUTPUT
	CLOCK	DATA	Q
L	↑	H	H
L	↑	L	L
L	↓	※	Q_0
H	※	※	High Impedance

※ Don't care

BLOCK DIAGRAM





INTEGRATEDCIRCUIT

TECHNICAL DATA

INTEGRATEDCIRCUIT

TC40H374P

TECHNICAL DATA

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0V$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}	-	2.0	-	8.0	V
Input Voltage	V_{IN}	-	0	-	V_{DD}	V
Operating Temperature	T_{opr}	-	-40	-	85	°C

ELECTRICAL CHARACTERISTICS ($V_{SS}=0V$)

ITEM	SYMBOL	TEST CONDITION	V_{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V_{OH}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V_{OL}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current	I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{SS}, V_{DD}$	5	-0.95	-	-0.88	-	-	-0.8	-	mA
Low Level Output Current	I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	5	4.7	-	4.4	-	-	4.0	-	
Input Voltage	High Level	$ I_{OUT} < 1\mu A$ $V_{OUT}=0.5V$	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level	$V_{OUT}=4.5V$	5	-	1.0	-	-	1.0	-	1.0	
Input Current	High Level	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	1.0	μA
	Low Level	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	-1.0	
Quiescent Supply Current	I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	2.0	-	10^{-3}	2.0	-	10.0	μA

* All valid input combinations.

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0V$, $V_{DD}=5V$, $C_L=50pF$)

ITEM		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Rise Time		t_{or}	CLOCK - Q	-	20	35	ns
Output Fall Time		t_{of}		-	20	35	
Propagation Delay Time	"H" to "L" Level	tp_{LH}		-	39	50	ns
	"L" to "H" Level	tp_{HL}		-	35	46	
Output Disable Current	High Level	tp_{HZ}	OUTPUT CONTROL - Q $R_L=1k\Omega$	-	25	32	ns
	Low Level	tp_{LZ}		-	27	35	
	High Level	tp_{ZH}		-	27	35	
	Low Level	tp_{ZL}		-	30	39	
Maximum Clock Frequency		$f_{max\phi}$		10	20	-	MHz



INTEGRATEDCIRCUIT

TECHNICAL DATA

"C²MOS" DIGITAL INTEGRATED CIRCUIT

TC40H375P

SILICON MONOLITHIC

TC40H375P 4-BIT BISTABLE LATCH


TC40H375P is a latch with four circuits that has ENABLE input common to two circuits.

When ENABLE input is at "H" level, the data input is transmitted to the output as it is. If ENABLE input is changed over from "H" to "L", the output holds the DATA input existing immediately before ENABLE input falls. When ENABLE input is at "L" level, the outputs are not affected by the change in DATA input.


MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5~V _{SS} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5~V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5~V _{DD} +0.5	V
Input Current	I _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature/Time	T _{sol}	260°C · 10sec	


LOGIC DIAGRAM



Unit in mm



PIN CONNECTION



TRUTH TABLE

INPUTS		OUTPUTS	
DATA	ENABLE	Q	Q̄
L	H	L	H
H	H	H	L
X	L	No Change	

X = Don't Care



RECOMMENDED OPERATING CONDITIONS (V_{SS}=0.0V)

ITEM	SYMBOL	TEST CONDITION	MIN.	MAX.	MAX.	UNIT
Supply Voltage	V _{DD}	-	2.0	-	8.0	V
Input Voltage	V _{IN}	-	0	-	V _{DD}	V
Operating Temperature	T _{opr}	-	-40	-	85	°C

ELECTRICAL CHARACTERISTICS (V_{SS}=0.0V)

ITEM		SYMBOL	TEST CONDITION	V _{DD} (V)	-40°C		25°C			85°C		UNIT
					MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage		V _{OH}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage		V _{OL}	I _{OUT} < 1μA V _{IN} =V _{SS} , V _{DD}	5	-	0.52	-	0.0	0.05	-	0.05	
High Level Output Current		I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS} , V _{DD}	5	-0.52	-	0.44	-	-	-0.36	-	mA
Low Level Output Current		I _{OL}	V _{OL} =0.4V V _{IN} =V _{SS} , V _{DD}	5	1.4	-	1.1	-	-	0.8	-	
Input Voltage	High Level	V _{IH}	I _{OUT} < 1μA V _{OUT} =0.5V	5	4.0	-	4.0	-	-	4.0	-	V
	Low Level	V _{IL}	V _{OUT} =4.5V	5	-	1.0	-	-	1.0	-	1.0	
Input Current	High Level	V _{IH}	V _{IH} =5.0V	5	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
	Low Level	V _{IL}	V _{IL} =0.0V	5	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	
Quiescent Supply Current		I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	2.0	-	10	2.0	-	10.0	μA

SWITCHING CHARACTERISTICS (T_a=25°C, V_{SS}=0V, V_{DD}=5V, C_L=15pF)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t _{or}	DATA - Q, \bar{Q}	-	20	40	ns
Output Fall Time	t _{of}		-	20	40	
Propagation Delay Time	"H" to "L" Level	tpLH	-	45	-	ns
	"L" to "H" Level	tpHL	-	38	-	
	"H" to "L" Level	tpLH	-	43	-	ns
	"L" to "H" Level	tpHL	-	41	-	
Minimum Enable Pulse Width	t _W		-	45	-	ns
Minimum Hold Time	t _{hold}		-	15	-	ns
Minimum Hot Up Time	t _{set-up}		-	28	-	ns
Input Capacitance	C _{IN}		-	5	-	pF



INTEGRATEDCIRCUIT

TECHNICAL DATA

"C²MOS" DIGITAL INTEGRATED CIRCUIT


TC40H386P

SILICON MONOLITHIC


TENTATIVE

TC40H386P QUAD 2-INPUT EXCLUSIVE OR GATES

PIN CONNECTION



Unit in mm




MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V _{DD}	V _{SS} -0.5~V _{DD} +10	V
Input Voltage	V _{IN}	V _{SS} -0.5~V _{DD} +0.5	V
Output Voltage	V _{OUT}	V _{SS} -0.5~V _{DD} +0.5	V
Input Current	V _{IN}	±10	mA
Power Dissipation	P _D	300	mW
Storage Temp.	T _{stg}	-65~150	°C
Lead Temp./ Time	T _{sol}	260°C·10 sec	

TRUTH TABLE

INPUTS		OUTPUT
B	A	Y
L	L	L
L	H	H
H	L	H
H	H	L

CIRCUIT DIAGRAM





INTEGRATEDCIRCUIT

TECHNICAL DATA

TC40H386P

TECHNICAL DATA

RECOMMENDED OPERATING CONDITIONS (V_{SS}=0.0V)

ITEM	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	-	8.0	V
Input Voltage	V _{IN}		0	-	V _{DD}	V
Operating Temp.	T _{opr}		-40	-	85	°C

ELECTRICAL CHARACTERISTICS (V_{SS}=0.0V)


ITEM	SYMBOL	TEST CONDITIONS	V _{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V _{OH}	I _{OUT} <1μA V _{IN} =V _{SS} , V _{DD}	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V _{OL}	I _{OUT} <1μA V _{IN} =V _{SS} , V _{DD}	5	-	0.05	-	0.0	0.05	-	0.05	V
High Level Output Current	I _{OH}	V _{OH} =4.6V V _{IN} =V _{SS} , V _{DD}	5	-0.52	-	-0.44	-	-	-0.36	-	mA
Low Level Output Current	I _{OL}	V _{OL} =0.4V V _{IN} =V _{SS} , V _{DD}	5	1.4	-	1.1	-	-	0.8	-	mA
High Level Input Voltage	V _{IH}	I _{OUT} <1μA V _{OUT} =0.5V	5	4.0	-	4.0	-	-	4.0	-	V
Low Level Input Voltage	V _{IL}	V _{OUT} =4.5V	5	-	1.0	-	-	1.0	-	1.0	V
Input "H" Level Current	I _{IH}	V _{IH} =5.0V	5	-	0.3	-	10 ⁻⁵	0.3	-	1.0	μA
Input "L" Level Current	I _{IL}	V _{IL} =0.0V	5	-	-0.3	-	-10 ⁻⁵	-0.3	-	-1.0	μA
Quiescent Supply Current	I _{DD}	*V _{IN} =V _{SS} , V _{DD}	5	-	2.0	-	10 ⁻³	2.0	-	10.0	μA

* All valid input combinations

SWITCHING CHARACTERISTICS (T_a=25°C, V_{SS}=0.0V, C_L=15pF)

ITEM	SYMBOL	TEST CONDITIONS	V _{DD} (V)	MIN.	TYP.	MAX.	UNIT
Output Rise Time	t _{or}	Fig. 1	5	-	17	31	ns
Output Fall Time	t _{of}	Fig. 1	5	-	14	27	ns
Propagation Delay Time (L-H)	t _{pLH}	Fig. 1	5	-	21	31	ns
Propagation Delay Time (H-L)	t _{pHL}		5	-	21	31	
Propagation Delay Time (L-H)	t _{pLH}	Fig. 2	5	-	24	24	
Propagation Delay Time (H-L)	t _{pHL}		5	-	26	39	
Input Capacitance	C _{IN}			-	5		pF



SWITCHING TIME TEST CIRCUITS




Unit in mm

TC50H000P HEX BUFFER/CONVERTER INVERTING TYPE

TC50H001P HEX BUFFER/CONVERTER NONINVERTING TYPE



CIRCUIT DIAGRAM



MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	$V_{SS}-0.5 \sim V_{SS}+10$	V
Input Voltage	V_{IN}	$V_{SS}-0.5 \sim V_{SS}+0.5$	V
Output Voltage	V_{OUT}	$V_{SS}-0.5 \sim V_{DD}+0.5$	V
Input Current	I_{IN}	± 10	mA
Power Dissipation	P_D	300	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}\text{C}$
Lead Temperature/Time	T_{sol}	$260^{\circ}\text{C} \cdot 10\text{sec}$	

RECOMMENDED OPERATING CONDITIONS ($V_{SS}=0V$)

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}		2.0	–	8.0	V
Input Voltage	V _{IN}		0	–	18	V
Operating Temperature	T _{opr}		–40	–	85	°C

TECHNICAL DATA


ELECTRICAL CHARACTERISTICS ($V_{SS}=0.0V$)

ITEM	SYMBOL	TEST CONDITION	V_{DD} (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V_{OH}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{DD}$	5	4.95	-	4.95	5.0	-	4.95	-	V
Low Level Output Voltage	V_{OL}	$ I_{OUT} < 1\mu A$ $V_{IN}=V_{SS}, V_{SS}$	5	-	0.05	-	0.0	0.05	-	0.05	
High Level Output Current	I_{OH}	$V_{OH}=4.6V$ $V_{IN}=V_{SS}, V_{DD}$	5	-1.04	-	-0.88	-	-	-0.72	-	mA
Low Level Output Current	I_{OL}	$V_{OL}=0.4V$ $V_{IN}=V_{SS}, V_{DD}$	5	2.8	-	2.2	-	-	1.6	-	
Input Voltage	High Level	V_{IH}	$ I_{OUT} < 1\mu A$ $V_{OUT}=0.5V$	5	4.0	-	4.0	-	4.0	-	V
	Low Level	V_{IL}	$V_{OUT}=4.5V$	5	-	1.0	-	1.0	-	1.0	
Input Current	High Level	I_{IH}	$V_{IH}=5.0V$	5	-	0.3	-	10^{-5}	0.3	-	μA
	Low Level	I_{IL}	$V_{IL}=0.0V$	5	-	-0.3	-	-10^{-5}	-0.3	-	
Quiescent Supply Current	I_{DD}	$*V_{IN}=V_{SS}, V_{DD}$	5	-	2.0	-	10^{-3}	2.0	-	1.0	μA

SWITCHING CHARACTERISTICS ($T_a=25^\circ C$, $V_{SS}=0V$, $V_{DD}=5V$, $C_L=50pF$)

ITEM	SYMBOL	TEST CONDITION	TC50H000P			TC50H001P			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Output Rise Time	t_{or}	Fig. 1, 2	-	20	40	-	20	40	ns
Output Fall Time	t_{of}		-	20	40	-	20	40	
Propagation Delay time "H" to "L"	t_{pLH}	Fig. 1, 2	-	18	36	-	22	44	ns
Propagation Delay time "L" to "H"	t_{pHL}		-	15	30	-	19	38	

SWITCHING TIME TEST CIRCUITS ($f_{IN}=1MHz$, Duty Cycle=50%)






INTEGRATED CIRCUIT

TECHNICAL DATA

INTEGRATED CIRCUIT

TECHNICAL DATA


TC40H147P 10 LINE-4 LINE PRIORITY ENCODER



FUNCTION TABLE

INPUTS									OUTPUTS			
1	2	3	4	5	6	7	8	9	A	B	C	D
L	H	H	H	H	H	H	H	H	L	H	H	H
*	L	H	H	H	H	H	H	H	H	L	H	H
*	*	L	H	H	H	H	H	H	L	L	H	H
*	*	*	L	H	H	H	H	H	H	H	L	H
*	*	*	*	L	H	H	H	H	L	H	L	H
*	*	*	*	*	L	H	H	H	H	L	L	H
*	*	*	*	*	*	L	H	H	L	L	L	H
*	*	*	*	*	*	*	L	H	H	H	H	L
H	H	H	H	H	H	H	H	H	L	L	H	H


TC40H148P 8 LINE-TO-3 PRIORITY ENCODER



FUNCTION TABLE

INPUTS								OUTPUTS				
EI	0	1	2	3	4	5	6	7	A0	A1	A2	GS
L	L	H	H	H	H	H	H	H	H	H	H	L
L	*	L	H	H	H	H	H	H	L	H	H	L
L	*	*	L	H	H	H	H	H	H	L	H	L
L	*	*	*	L	H	H	H	H	L	L	H	L
L	*	*	*	*	L	H	H	H	H	H	L	L
L	*	*	*	*	*	L	H	H	L	H	L	L
L	*	*	*	*	*	*	L	H	L	L	L	L
L	H	H	H	H	H	H	H	H	H	H	H	L
H	*	*	*	*	*	*	*	*	H	H	H	H

TC40H151P 1-OF-8 DATA SELECTOR/MULTIPLEXER




FUNCTION TABLE

INPUTS				OUTPUTS	
SELECT			STROBE	Y	
A	B	C	S	W	
*	*	*	H	L	H
L	L	L	L	D0	D0
H	L	L	L	D1	D1
L	H	L	L	D2	D2
H	H	L	L	D3	D3
L	L	H	L	D4	D4
H	L	H	L	D5	D5
L	H	H	L	D6	D6
H	H	H	L	D7	D7




TECHNICAL DATA

TC40H160P	SYNCHRONOUS	4-BIT	DECADE	COUNTER	(ASYNCHRONOUS CLEAR)
TC40H161P	SYNCHRONOUS	4-BIT	BINARY	COUNTER	(ASYNCHRONOUS CLEAR)
TC40H162P	SYNCHRONOUS	4-BIT	DECADE	COUNTER	(SYNCHRONOUS CLEAR)
TC40H163P	SYNCHRONOUS	4-BIT	BINARY	COUNTER	(SYNCHRONOUS CLEAR)



TC40H194P	4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
-----------	--



FUNCTION TABLE 18 ARAG

INPUTS							OUTPUTS						
CLEAR	MODE		CLOCK	SERIAL		PARALLEL				QA	QB	QC	QD
	SI	SO		LEFT	RIGHT	A	B	C	D				
L	※	※	※	※	※	※	※	※	※	L	L	L	L
H	※	※	L	※	※	※	※	※	※	QA0	QB0	QC0	QD0
H	H	H	↑	※	※	a	b	c	d	a	b	c	d
H	L	H	↑	※	H	※	※	※	※	H	QAn	QBn	Qcn
H	L	H	↑	※	L	※	※	※	※	L	QAn	QBn	Qcn
H	H	L	↑	H	※	※	※	※	※	QBn	Qcn	QDn	H
H	H	L	↑	L	※	※	※	※	※	QBn	Qcn	QDn	L
H	L	L	※	※	※	※	※	※	※	QA0	QB0	QC0	QD0